COP8SBR9 NSC [National Semiconductor], COP8SBR9 Datasheet - Page 45
COP8SBR9
Manufacturer Part Number
COP8SBR9
Description
8-Bit CMOS Flash Based Microcontroller with 32k Memory, Virtual EEPROM and Brownout
Manufacturer
NSC [National Semiconductor]
Datasheet
1.COP8SBR9.pdf
(80 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
COP8SBR9HVA8
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
COP8SBR9HVA8
Manufacturer:
HARRIS
Quantity:
20 000
Company:
Part Number:
COP8SBR9HVA8/NOPB
Manufacturer:
National
Quantity:
225
Company:
Part Number:
COP8SBR9HVA8/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
Company:
Part Number:
COP8SBR9LVA8
Manufacturer:
Texas Instruments
Quantity:
10 000
Company:
Part Number:
COP8SBR9LVA8/NOPB
Manufacturer:
National
Quantity:
62
Company:
Part Number:
COP8SBR9LVA8/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
14.0 USART
14.1 USART CONTROL AND STATUS REGISTERS
The operation of the USART is programmed through three
registers: ENU, ENUR and ENUI.
14.2 DESCRIPTION OF USART REGISTER BITS
ENU — USART CONTROL AND STATUS REGISTER (Ad-
dress at 0BA)
PEN: This bit enables/disables Parity (7- and 8-bit modes
only). Read/Write, cleared on reset.
Bit 7
PEN
PSEL1 XBIT9/
PSEL0
(Continued)
CHL1
CHL0
ERR
FIGURE 22. USART Block Diagram
RBFL
TBMT
Bit 0
45
PEN = 0
PEN = 1
PSEL1, PSEL0: Parity select bits. Read/Write, cleared on
reset.
PSEL1 = 0, PSEL0 = 0
PSEL1 = 0, PSEL1 = 1
PSEL1 = 1, PSEL0 = 0
PSEL1 = 1, PSEL1 = 1
XBIT9/PSEL0: Programs the ninth bit for transmission when
the USART is operating with nine data bits per frame. For
seven or eight data bits per frame, this bit in conjunction with
PSEL1 selects parity. Read/Write, cleared on reset.
CHL1, CHL0: These bits select the character frame format.
Parity is not included and is generated/verified by hardware.
Parity disabled.
Parity enabled.
Odd Parity (if Parity enabled)
Even Parity (if Parity enabled)
Mark(1) (if Parity enabled)
Space(0) (if Parity enabled)
10138925
www.national.com