PEX8524V PLX [PLX Technology], PEX8524V Datasheet

no-image

PEX8524V

Manufacturer Part Number
PEX8524V
Description
Manufacturer
PLX [PLX Technology]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEX8524V
Manufacturer:
PLX
Quantity:
1 400
Part Number:
PEX8524V-BB25BI
Manufacturer:
PLX
Quantity:
1 400
Part Number:
PEX8524V-BB25BIG
Manufacturer:
PLX
Quantity:
1 400
Part Number:
PEX8524VRDK-8
Manufacturer:
HITTITE
Quantity:
1 400
Features
PEX 8524V General Features
o 24-lane PCI Express switch
o Up to six configurable ports
o 35mm x35mm, 680 pin PBGA package
o Typical Power: 5.7 Watts
PEX 8524V Key Features
o Standard Compliant
o High Performance
o Non-Transparent Bridging
o Flexible Configuration
o PCI Express Power Management
o Quality of Service (QoS)
o Reliability, Availability,
- Integrated SerDes
- PCI Express Base Specification, r1.1
- Non-blocking switch fabric
- Full line rate on all ports
- Configurable Non-Transparent port
- Six highly flexible & configurable
- Configurable with strapping pins,
- Lane and polarity reversal
- Link power management states: L0,
- Device states: D0 and D3hot
- Two Virtual Channels per port
- Eight Traffic Classes per port
- Fixed and Round-Robin Virtual
Serviceability
- 6 Standard Hot-Plug Controllers
- Upstream port as hot-plug client
- Transaction Layer end-to-end CRC
- Poison bit
- Advanced Error Reporting
- Lane Status bits and GPO available
- Per port performance monitoring
- JTAG boundary scan
for Multi-Host or Intelligent I/O
Support
ports (x1, x2, x4, x8, or x16)
EEPROM, or Host software
L0s, L1, L2/L3 Ready, and L3
Channel Port Arbitration
• Average packet size
• Number of packets
• CRC errors and more
Version 1.4 2007
Multi-purpose, Feature Rich ExpressLane™ PCI Express Switch
The ExpressLane PEX 8524V device offers PCI Express switching capability
enabling users to add scalable high bandwidth, non-blocking interconnection to a
wide variety of applications including servers, storage systems, communications
platforms, blade servers, and embedded-control products. The PEX 8524V is
well suited for fan-out, aggregation, dual-graphics, peer-to-peer, and intelligent
I/O module applications.
Highly Flexible Port Configurations
The ExpressLane PEX 8524V offers highly configurable ports. There are a
maximum of 6 ports that can be configured to any legal width from x1 to x16, in any
combination to support your specific bandwidth needs. The ports can be configured
for symmetric (each port having the same lane width and traffic load) or
asymmetric (ports having different lane widths) traffic. In the event of asymmetric
traffic, the PEX 8524V features a flexible central packet memory that allocates a
memory buffer for each port as required by the application or endpoint. This buffer
allocation along with the device's flexible packet flow control minimizes
bottlenecks when the upstream and aggregated downstream bandwidths do not match
(are asymmetric). Any of the ports can be designated as the upstream port, which can
be changed dynamically.
End-to-end Packet Integrity
The PEX 8524V provides end-to-end CRC protection (ECRC) and Poison bit
support to enable designs that require end-to-end data integrity. These features are
optional in the PCI Express specification, but PLX provides them across its entire
ExpressLane switch product line.
Non-Transparent “Bridging” in a PCI Express Switch
The ExpressLane PEX 8524V product supports full non-transparent bridging (NTB)
functionality to allow implementation of multi-host systems and intelligent I/O
modules in communications, storage, blade server, and graphics fan-out
applications. To ensure quick product migration, the non-transparency features are
implemented in the same fashion as in standard PCI applications.
Non-transparent bridges allow systems to isolate memory domains by presenting the
processor subsystem as an endpoint, rather than another memory system. Base
address registers are used to translate addresses; doorbell registers are used to send
interrupts between the address domains; and scratchpad registers are accessible from
both address domains to allow inter-processor communication.
Two Virtual Channels
The ExpressLane PEX 8524V switch supports 2 full-featured Virtual Channels
(VCs) and a full 8 Traffic Classes (TCs). The mapping of Traffic Classes to port-
specific Virtual Channels allows for different mappings for different ports. In
addition, the devices offer user-selectable Virtual Channel arbitration algorithms to
enable users to fine tune the Quality of Service (QoS) required for a specific
application.
Low Power with Granular SerDes Control
The PEX 8524V provides low power capability that is fully compliant with the PCI
Express power management specification. In addition, the SerDes physical links can
be turned off when unused for even lower power.
Flexible & Versatile PCI Express
PEX 8524V
Switch

Related parts for PEX8524V

PEX8524V Summary of contents

Page 1

Version 1.4 2007 Features PEX 8524V General Features o 24-lane PCI Express switch - Integrated SerDes six configurable ports o 35mm x35mm, 680 pin PBGA package o Typical Power: 5.7 Watts PEX 8524V Key Features o Standard ...

Page 2

Flexible Port Width Configuration The lane width for each port can be individually configured through auto-negotiation, hardware strapping, upstream software configuration, or through an optional EEPROM. The PEX 8524V supports a large number of port configurations. For example, if you ...

Page 3

Almost all (non x86 based) high-end microprocessor manufacturers are offering PCI Express interfaces. The PEX 8524V can be directly connected to a processor to fan-out its PCIe port to a larger number of ports for enhanced connectivity as illustrated in ...

Page 4

... RDK), hardware documentation, and a Software Development Kit (SDK). Figure 8. PEX 8524V RDK Product Ordering Information Part Number PEX8524V-BB25BI PLX Technology, Inc. PEX8524V-BB25BI G 870 Maude Ave. PEX 8524V RDK-8 Sunnyvale, CA 94085 USA Tel: 1-800-759-3735 PEX 8524V RDK-4 Tel: 1-408-774-9060 ...

Related keywords