AK5356VN Asahi Kasei Microsystems, AK5356VN Datasheet
AK5356VN
Available stocks
Related parts for AK5356VN
AK5356VN Summary of contents
Page 1
Low Power 20-Bit ADC with MIC-Amp & PGA The AK5356 is a low voltage 20bit A/D converter for digital audio system. The AK5356 also includes microphone amplifier and analog input PGA, making it suitable for microphone applications or low-input signal ...
Page 2
PREL Pre-Amp MRF MIC Power Supply MPWR MVDD MVSS MVCM PMMIC PRER Power Management MS0171-E-00 LIN MICL AVDD VCOM AVSS PMADC MICR RIN Figure 1. AK5356 Block Diagram - 2 - MCLK LRCK Audio I/F Controller ADC BCLK SDTO DVDD ...
Page 3
... ASAHI KASEI n Ordering Guide AK5356VN -40 +85 C AKD5356 Evaluation Board for AK5356 n Pin Layout RIN VCOM AVDD AVSS DVSS DVDD SDTO MS0171-E-00 28pin QFN (0.5mm pitch Top View [AK5356] PREOR PRENR PRER PREL PRENL PREOL ...
Page 4
No. Pin Name I/O 1 RIN I Rch Line Input Pin 2 VCOM O ADC Common Voltage Output Pin 3 AVDD - Analog Power Supply Pin, +2.5V 4 AVSS - Analog Ground Pin 5 DVSS - Digital Ground Pin 6 ...
Page 5
ASAHI KASEI (AVSS, DVSS, MVSS=0V; Note 1) Parameter Power Supply Analog MIC Digital | DVSS – AVSS | (Note 2) | MVSS – AVSS | (Note 2) Input Current (Any Pin Except Supplies) Analog Input Voltage (Note 3) (Note 4) ...
Page 6
ASAHI KASEI (Ta=25 C; AVDD, DVDD=2.5V, MVDD=2.7V; AVSS, DVSS, MVSS=0V; fs=44.1kHz; Signal Frequency =1kHz; Measurement Frequency=10Hz 20kHz; unless otherwise specified) Parameter Pre-Amp Characteristics: Positive Input Pin (Note 6) Input Resistance Negative Input Pin (Note 7) Gain Error (+13dB, +18dB, +28dB, ...
Page 7
ASAHI KASEI Parameter Power Supplies Power Supply Voltage: Normal Operation (PDN=“H”) (Note 14) MVDD (Note 15) AVDD+DVDD Power-Down Mode (PDN=“L”) (Note 16) MVDD + AVDD + DVDD Note 6. PREL and PRER pins Note 7. PRENL and PRENR pins. Gain ...
Page 8
ASAHI KASEI (Ta=25 C; AVDD=2.0 3.3V, DVDD=1.8 3.3V, MVDD=2.4 3.3V, fs=44.1kHz) Parameter ADC Digital Filter (LPF): Passband (Note 17) 0.1dB -1.0dB -3.0dB Stopband (Note 17) Passband Ripple Stopband Attenuation Group Delay (Note 18) Group Delay Distortion ADC Digital Filter (HPF): ...
Page 9
ASAHI KASEI (Ta=25 C; AVDD=2.0 3.3V, DVDD=1.8 3.3V; C Parameter Master Clock Timing (MCLK) 256fs: Frequency Pulse Width Low Pulse Width High 384fs: Frequency Pulse Width Low Pulse Width High LRCK Timing Frequency Duty Cycle Serial Interface Timing BCLK Period ...
Page 10
ASAHI KASEI n Timing Diagram MCLK LRCK BCLK LRCK tBLR BCLK SDTO Figure 3. Audio Data Output Timing (Audio I/F = No.0) CSN tCSS CCLK CDTI MS0171-E-00 1/fCLK tCLKH tCLKL 1/fs tBLK tBLKH tBLKL Figure 2. Clock Timing tDLR tDSS ...
Page 11
CSN CCLK CDTI D3 PDN SDTO MS0171-E- Figure 5. WRITE Data Input Timing tPW tPWV Figure 6. Power Down & Reset Timing - 11 - tCSW VIH VIL tCSH VIH VIL VIH D0 VIL VIL 50%DVDD 2002/08 ...
Page 12
System Clock The clocks required to operate are MCLK (256fs/384fs), LRCK (fs) and BCLK (32fs, 40fs ). The master clock (MCLK) should be synchronized with LRCK. The phase between these clocks does not matter. The Frequency of MCLK can ...
Page 13
ASAHI KASEI LRCK( BCLK(i:64fs) SDTO( BCLK(i:32fs) SDTO ( 19:MSB, 0:LSB n Digital High Pass Filter The AK5356 has a Digital High Pass ...
Page 14
MIC Block 1. Pre-Amp The Pre-Amp is non-inverting amplifier and internally biased to MVCM voltage with 100k (typ.). Gain of the Pre-Amp can select +13dB, +18dB, +28dB or +33dB by PREG1-0 bits. Pre-Amp gain value of L/R channels change ...
Page 15
ASAHI KASEI n System Reset The AK5356 is placed in the power-down mode by bringing PDN pin “L”. The control registers are also reset at the same time. This reset should always be done after power-up. An analog initialization cycle ...
Page 16
ASAHI KASEI n Timing of Control Register The internal registers are written by the 3-wire P interface pins: CSN, CCLK, CDTI. These data are included by Chip Address (2bit, The AK5356 is fixed to “10”.), Read/Write (1bit), Address (MSB-first, 5bit) ...
Page 17
ASAHI KASEI n Register Map Addr Register Name 00H Input Select 01H Power Management Control 02H Mode Control MONO1 03H IPGA Control All registers are reset at PDN = “L”, then inhibits writing to all registers. For address from 04H ...
Page 18
ASAHI KASEI Mode Control Addr Register Name 02H Mode Control MONO1 Default MONO1-0: Monaural Mixing 00: Stereo (Default) 01: (L+R)/2 10: LL 11: RR ADC Lch HPF ADC Rch HPF Mode Stereo Recording Monaural Recording Stereo Input Monaural Recording Lch ...
Page 19
ASAHI KASEI Input Analog PGA Control Addr Register Name 03H Input Analog PGA Control Default ZEIP: Select IPGA zero crossing operation 0: Disable (Default) 1: Enable Writing to IPGA value at ZEIP = “1”, IPGA value of L/R channels changes ...
Page 20
ASAHI KASEI Figure 13 shows the system connection diagram. An evaluation board [AK5356] is available which demonstrates the application circuit, optimum layout, power supply arrangement and measurement results. C1: 0.1 C2: 10 2.2µ 2.0 3.3V Analog ...
Page 21
QFN (Unit: mm) 5.2 ± 0.20 5.0 ± 0. 0.22 ± 0.05 Note) The part of black at four corners on reverse side must not be soldered and must be open. n Package & Lead ...
Page 22
... These products and their specifications are subject to change without notice. Before considering any use or application, consult the Asahi Kasei Microsystems Co., Ltd. (AKM) sales office or authorized distributor concerning their current status. AKM assumes no liability for infringement of any patent, intellectual property, or other right in the application or use of any information contained herein ...