ISPLSI5512VA-110LB272 Lattice Semiconductor Corp., ISPLSI5512VA-110LB272 Datasheet

ISPLSI5512VA-110LB272

Manufacturer Part Number

ISPLSI5512VA-110LB272

Description

Manufacturer

Lattice Semiconductor Corp.

Datasheet

1.ISPLSI5512VA-110LB272.pdf (28 pages)

Specifications of ISPLSI5512VA-110LB272

Case

BGA

Date_code

04+

Available stocks

Company

Part Number

Manufacturer

Quantity

Price

Company:

Bonase Electronics (HK) Co., Limited

Part Number:

ISPLSI5512VA-110LB272

Manufacturer:

ZYIOGIC

Quantity:

143

Company:

BOSTOCK HK LIMITED

Part Number:

ISPLSI5512VA-110LB272

Manufacturer:

LATTICE

Quantity:

1 000

Company:

BOSTOCK HK LIMITED

Part Number:

ISPLSI5512VA-110LB272

Manufacturer:

LATTICE

Quantity:

Company:

Meier Automation Equipment Co., Limited

Part Number:

ISPLSI5512VA-110LB272

Manufacturer:

LATTICE

Quantity:

20 000

Current page: 1 of 28
Download datasheet (284Kb)

• SuperWIDE HIGH-DENSITY IN-SYSTEM

• HIGH PERFORMANCE E

• IN-SYSTEM PROGRAMMABLE

• 100% IEEE 1149.1 BOUNDARY SCAN TESTABLE AND

• ARCHITECTURE FEATURES

to change without notice.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.

Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com

5512va_08

Features

PROGRAMMABLE LOGIC

— 3.3V Power Supply

— User Selectable 3.3V/2.5V I/O

— 24000 PLD Gates / 512 Macrocells

— Up to 288 I/O Pins

— 512 Registers

— High-Speed Global Interconnect

— SuperWIDE 32 Generic Logic Block (GLB) Size for

— SuperWIDE Input Gating (68 Inputs) for Fast

— PCB Efficient Ball Grid Array (BGA) Package Options

— Interfaces with Standard 5V TTL Devices

—

— Enhanced

— TTL/3.3V/2.5V Compatible Input Thresholds and

— Electrically Erasable and Reprogrammable

— Non-Volatile

— Programmable Speed/Power Logic Path Optimization

— Increased Manufacturing Yields, Reduced Time-to-

— Reprogram Soldered Devices for Faster Debugging

3.3V IN-SYSTEM PROGRAMMABLE

— Enhanced Pin-Locking Architecture with Single-

— Wrap Around Product Term Sharing Array Supports

— Macrocells Support Concurrent Combinatorial and

— Macrocell Registers Feature Multiple Control

— Four Dedicated Clock Input Pins Plus Macrocell

— Slew and Skew Programmable I/O (SASPI/O)

— Six Global Output Enable Terms, Two Global OE

Market, and Improved Product Quality

Optimum Performance

Counters, State Machines, Address Decoders, etc.

Output Levels

Level Global Routing Pool and SuperWIDE GLBs

up to 35 Product Terms Per Macrocell

Registered Functions

Options Including Set, Reset and Clock Enable

Product Term Clocks

Supports Programmable Bus Hold, Pull-up, Open

Drain and Slew and Skew Rate Options

Pins and One Product Term OE per Macrocell

max = 110 MHz Maximum Operating Frequency

pd = 8.5 ns Propagation Delay

su3 (CLK2/3) = 3.5ns

su2 = 7 ns,

CMOS

su3 (CLK0/1) = 4.5ns,

TECHNOLOGY

The ispLSI 5000V Family of In-System Programmable

High Density Logic Devices is based on Generic Logic

Blocks (GLBs) of 32 registered macrocells and a single

Global Routing Pool (GRP) structure interconnecting the

GLBs.

Outputs from the GLBs drive the Global Routing Pool

(GRP) between the GLBs. Switching resources are pro-

vided to allow signals in the Global Routing Pool to drive

any or all the GLBs in the device. This mechanism allows

fast, efficient connections across the entire device.

Each GLB contains 32 macrocells and a fully populated,

programmable AND-array with 160 logic product terms

and five extra control product terms. The GLB has 68

inputs from the Global Routing Pool which are available

in both true and complement form for every product term.

The 160 product terms are grouped in 32 sets of five and

sent into a Product Term Sharing Array (PTSA) which

allows sharing up to a maximum of 35 product terms for

a single function. Alternatively, the PTSA can be by-

passed for functions of five product terms or less. The

Functional Block Diagram

ispLSI 5000V Description

3.3V SuperWIDE™ High Density PLD

Logic Block

Generic

Input Bus

Generic

Input Bus

ispLSI

Logic Block

Generic

Input Bus

Global Routing Pool

In-System Programmable

(GRP)

Logic Block

Generic

Input Bus

5512VA

Logic Block

Generic

Input Bus

January 2002

Boundary

Interface

Scan

Related parts for ISPLSI5512VA-110LB272

Related keywords

ISPLSI5512VA-110LB272 datasheet
ISPLSI5512VA-110LB272 data sheet
ISPLSI5512VA-110LB272 pdf datasheet
ISPLSI5512VA-110LB272 component
ISPLSI5512VA-110LB272 part
ISPLSI5512VA-110LB272 distributor
ISPLSI5512VA-110LB272 RoHS
ISPLSI5512VA-110LB272 datasheet download