ICX285

Manufacturer Part NumberICX285
DescriptionTiming Generator for Progressive Scan CCD Image Sensor
ManufacturerSONY [Sony Corporation]
ICX285 datasheet
 


1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
Page 13/39

Download datasheet (382Kb)Embed
PrevNext
Control by the SYNSL Pin
The CXD3607R sync system can be switched by the CXD3607R SYNSL pin (Pin 3).
Low: MCKO sync (Normally use with this system configuration.)
Select this when sync signals VD and HD are generated by the MCKO output of the CXD3607R. The VD
and HD inputs are loaded to the CXD3607R at the rising edge of the MCKO pulse.
High: CKI sync
Select this when sync signals VD and HD are generated by the CKI input of the CXD3607R. The VD and
HD inputs are loaded to the CXD3607R at the rising edge of the CKI pulse, and the two MCKO logic
phases (a) and (b) existing after power-on can be aligned at the initial HD input by resetting the internal
clock.
Low: MCKO sync
CKI
MCKO
Sync signal
CXD3607R
generator block
VD/HD
Control by the Serial Interface Data
The CXD3607R loads the serial interface data in the following format at the rising edge of the second SCK
clock after the rising edge of SEN.
Make sure that SCK does not stop even while SEN is high.
SSI
SD11
SD10 SD9
SCK
SEN
In addition, the data are actually reflected at the following positions.
Data other than the following
2. Special drive data “SUB stop setting”
4. Shutter data “Shutter SUB setting”
5. TRIG data
6. Other data “Standby setting”
There are six categories of serial interface data: drive mode data, special drive data, logic phase adjustment
data, shutter data, TRIG data and other data. The details of the data for each category are described below.
After reset is canceled, the serial data block is “XSHP, XSHD logic phase adjustment setting” D0 bit = 1 and
all other bits = 0.
High: CKI sync
CKI
Sync signal
CXD3607R
generator block
VD/HD
SD8
SD7
SD6
SD5
SD4
SD3
Reflected at the falling edge of the HD 8H after the falling
edge of VD.
Reflected at the falling edge of the HD 9H after the falling
edge of VD.
Reflected at the falling edge of the HD 9H after the falling
edge of VD.
Reflected at the falling edge of the HD 1H after the falling
edge of TRIG.
(Only when the TRIG function setting is 1: TRIG function
enabled)
Reflected at the rising edge of the second SCK clock after
the rising edge of SEN.
– 13 –
High: MCKO reset for CKI sync
HD
CKI
MCKO (a)
MCKO (b)
SD2
SD1
SD0
CXD3607R