ADC-HS12BMC-C Murata, ADC-HS12BMC-C Datasheet - Page 2

no-image

ADC-HS12BMC-C

Manufacturer Part Number
ADC-HS12BMC-C
Description
2.5v, 5v, 0 to +5v, 0 to +10v input ranges, 0 c to +70 c temperature range, rohs compliant....
Manufacturer
Murata
Datasheet
Functional Specifi cations
Typical at 25°C, ± 15V and + 5V supplies unless otherwise noted.
DATEL
Analog Input Ranges, unipolar
Analog Input Ranges, bipolar
Input Impedance
Input Bias Current
Start Conversion
Sample Control Input
Parallel Output Data
Coding, unipolar
Coding, bipolar
End of Conversion (status)
Input Offset Drift
AcquisitionTime,10V to 0.01%
Bandwidth
Aperture Delay Time
Aperture Uncertainty Time
Sample to Hold Error
Hold Mode Droop
Hold Mode Feedthrough
Resolution
Nonlinearity
Differential Nonlinearity
Temp. Coeffi cient of Gain
Temp. Coeffi cient of Zero, unipolar
Temp. Coeffi cient of Offset, bipolar
Differential Nonlinearity Tempco
MIssing Codes
Conversion Time
Power Supply Rejection
Power Suppy Voltage
®
1
1
Sample-Hold Performance
Converter Performance
Power Requirements
Outputs
Inputs
0 to + 5V, 0 to + 10V
± 2.5V, ± 5V, ± 10V
100 megohms
50 nA typical, 200 nA max.
2V min. to + 5.5V max. positive pulse with 100
nsec. duration min. Rise and fall times <30
nsec. Logic high to low transition resets
converter and initiates next conversion.
Loading: 2 TIL loads
Logic high = hold
Logic low = sample
Loading: 1 TTL load
12 parallel lines of data held until
next conversion command.
V
V
Complementary Binary
Complementary Offset Binary
Conversion status signal. Output is logic high
during reset and conversion and low when
conversion is complete.
25 μV/°C
6 μsec.
1 MHz
100 nsec.
10 nsec.
2.5 mV max.
200 nV/μsec. max.
0.01% max.
12 bits (1 part in 4096)
± ½ LSB max.
± ¾ LSB max.
± 20 ppm/°C max.
± 5 ppm/°C of FSR max.
± 10 ppm/°C of FSR max.
± 2 ppm/°C of FSR
None over oper. temp. range
9 μsec. max.
0.004%/% max.
+ 15V dc ±0.5V at 20 mA
-15V dc ± 0.5V at 25 mA
+5V dc ±0.25V at 85 mA
OUT
OUT
2
("O")≤ +0.4V
("1")≥ +2.4V
®
3
• 11 Cabot Boulevard, Mansfi eld, MA 02048-1151 USA • Tel: (508) 339-3000 • www.datel.com • e-mail: help@datel.com
FOOTNOTES:
1.
2.
3.
TECHNICAL NOTES
1.
2.
3.
4.
5.
6.
7.
8.
Operating Temp. Range, Case
Storage Temperature Range
Package Type
Pins
Weight
Positive Supply, pin 28
Negative Supply, pin 31
Logic Supply Voltage, pin 16
Digital Input Voltage, pins 14, 21, 32
Analog Input Voltage, pin 30
For sample-hold input
All digital outputs can drive 2 TTL loads
For 1000 pF external hold capacitor
It is recommended that the ±15V power input pins both be bypassed to ground with a 0.01 μF ceramic capaci-
tor in parallel with a 1 μF electrolytic capacitor and the +5V power input pin be bypassed to ground with a 1 μF
electrolytic capacitor as shown in the connection diagrams. In addition, pin 27 should be bypassed to ground
with a 0.01 μF ceramic capacitor. These precautions will assure noise free operation of the converter.
Digital Common (pin 15) and Analog Common (pin 26) are not connected together internally, and therefore must
be connected as directly as possible externally. It is recommended that a ground plane be run underneath the
case between the two commons. Analog ground and ±15V power ground should be run to pin 26 whereas
digital ground and +5V dc ground should be run to pin 15.
External adjustment of zero or offset and gain are provided for by trimming potentiometers connected as shown
in the connection diagrams. The potentiometer values can be between 10K and 100K ohms and should be
100 ppm/ °C, cermet types. The adjustment range is ±0.5% of FSR for zero or offset and ±0.3% for gain. The
trimming pots should be located as close as possible to the converter to avoid noise pickup. Calibration of the
ADC-HS12B is performed with the sample-hold connected and operating dynamically. This results in adjusting
out the sample-hold errors along with the A/D converter. For slow throughput applications it is recommended
that a 0.01 μF hold capacitor be used for best accuracy. With this value the acquisition time becomes 25
microseconds and the external timing must be adjusted accordingly.
The recommended timing shown in the Timing Diagram allows 6 microseconds for the sample-hold acquisition
and then 1 microsecond after the sample-hold goes into the hold mode to allow for output settling before the
A/D begins its conversion cycle.
Short cycled operation results in shorter conversion times where the conversion can be truncated to less than
12 bits. This is done by connecting pin 14 to the output bit following the last bit desired. For example, for an
8-bit conversion, pin 14 is connected to bit 9 output. Maximum conversion times are given for short-cycled
conversions in the Table.
Note that output coding is complementary coding. For unipolar operation it is complementary binary and for
bipolar operation it is complementary offset binary. In cases where bipolar coding of offset binary is required, this
can be achieved by inverting the analog input to the converter (using an operational amplifi er connected for gain
of -1.0000). The converter is then calibrated so that - FS analog input gives an output code of 0000 0000 0000,
and + FS - 1 LSB gives 1111 1111 1111.
These converters dissipate 1.81 watts maximum of power. The case to ambient thermal resistance is approxi-
mately 25°C per watt. For ambient temperatures above 50°C, care should be taken not to restrict air circulation
in the vicinity of the converter.
These converters can be operated with an external clock. To accomplish this, a negative pulse train is applied
to START CONVERT (Pin 21). The rate of the external clock must be lower than the rate of the internal clock.
The pulse width of the external clock should be between 100 nanoseconds and 300 nanoseconds. Each N bit
conversion cycle requires a pulse train of N + 1 clock pulses for completion, e.g., an 8-bit conversion requires
9 clock pulses for completion. A continuous pulse train may be used for consecutive conversions, resulting in
an N bit conversion every N + 1 pulses, or the E.O.C. output may be used to gate a continuous pulse train for
single conversions.
12-Bit A/D Converter with Sample-Hold
Absolute Maximum Ratings
Physical/Environmental
31 Mar 2011 MDA_ADCHS-12B.B02 Page 2 of 4
O°C to 70°C (BMC)
-55°C to +125°C (BMM, BMM-QL)
-65°C to +150°C
32 pin ceramic
0.010 x 0.018 inch Kovar
0.5 ounces (14 grams)
+ 18V
- 18V
+ 5.5V
+5.5V
± 15V
ADC-HS12B

Related parts for ADC-HS12BMC-C