ADC12H034CIMSAX/NOPB National Semiconductor, ADC12H034CIMSAX/NOPB Datasheet
ADC12H034CIMSAX/NOPB
Specifications of ADC12H034CIMSAX/NOPB
Related parts for ADC12H034CIMSAX/NOPB
ADC12H034CIMSAX/NOPB Summary of contents
Page 1
... The serial I/O is configured to comply with NSC MICROWIRE. For voltage references see the LM4040, LM4050 or LM4041. TRI-STATE ® registered trademark of National Semiconductor Corporation. © 2008 National Semiconductor Corporation Features ■ Serial I/O (MICROWIRE Compatible) ■ ...
Page 2
ADC12038 Simplified Block Diagram Connection Diagrams 16-Pin Wide Body SO Packages Top View www.national.com 1135406 2 1135401 20-Pin Wide Body SO Packages 1135407 Top View ...
Page 3
Wide Body SO, DIP, SSOP-EIAJ Packages Top View Ordering Information Industrial Temperature Range ≤ −40°C ADC12H030CIWM, ADC12030CIWM ADC12030CIWMX ADC12032CIWM ADC12034CIN ADC12034CIWM ADC12H034CIMSA ADC12H034CIMSAX ADC12H038CIWM, ADC12038CIWM ADC12H038CIWMX, ADC12038CIWMX Pin Name pin Description Analog Inputs to the MUX (multiplexer). A channel ...
Page 4
Pin Name pin Description Serial Data input pin. The data applied to this pin is shifted by the rising edge of SCLK into the multiplexer DI address and mode select register. Table 2 through Table 5 show the assignment of ...
Page 5
... Absolute Maximum Ratings (Notes Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Positive Supply Voltage ( Voltage at Inputs and Outputs except CH0–CH7 and COM Voltage at Analog Inputs CH0–CH7 and COM |V + − V ...
Page 6
Symbol Parameter Offset Error TUE Total Unadjusted Error Multiplexer Chan-to-Chan Matching Power Supply Sensitivity Offset Error + Full-Scale Error − Full-Scale Error Integral Linearity Error Output Data from “12-Bit Conversion of Offset” Output Data from “12-Bit Conversion of Full-Scale” UNIPOLAR ...
Page 7
DC and Logic Electrical Characteristics The following specifications apply for V mode MHz for the ADC12H030, ADC12H032, ADC12H034 and ADC12H038 ADC12032, ADC12034 and ADC12038, R 2.048V common-mode voltage, and 10 ...
Page 8
AC Electrical Characteristics The following specifications apply for V mode ns MHz for the ADC12H030, ADC12H032, ADC12H034 and ADC12H038 ADC12030, ADC12032, ADC12034 and ADC12038, R ...
Page 9
Timing Characteristics The following specifications apply for V mode ns MHz for the ADC12H030, ADC12H032, ADC12H034 and ADC12H03 ADC12030, ADC12032, ADC12034 and ADC12038, R input ...
Page 10
Note 8: To guarantee accuracy required that the pin. Note 9: With the test condition for V (V REF REF Note 10: Typical figures are 25°C and represent most likely ...
Page 11
FIGURE 2. Simplified Error Curve vs. Output Code without Auto Calibration or Auto Zero Cycles FIGURE 3. Simplified Error Curve vs. Output Code after Auto Calibration Cycle FIGURE 4. Offset or Zero Error Voltage 1135413 11 1135411 1135412 www.national.com ...
Page 12
Typical Performance Characteristics Calibration unless otherwise specified. The performance for 8-bit + sign mode is equal to or better than shown. (Note 9) Linearity Error Change vs. Clock Frequency Linearity Error Change vs. Reference Voltage Full-Scale Error Change vs. Clock ...
Page 13
Full-Scale Error Change vs. Reference Voltage 1135459 Offset or Zero Error Change vs. Clock Frequency 1135461 Offset or Zero Error Change vs. Reference Voltage 1135463 Full-Scale Error Change vs. Supply Voltage Offset or Zero Error Change vs. Temperature Offset or ...
Page 14
Analog Supply Current vs. Temperature Digital Supply Current vs. Temperature www.national.com Digital Supply Current vs. Clock Frequency 1135465 1135467 14 1135466 ...
Page 15
Typical Dynamic Performance Characteristics after Auto Calibration unless otherwise specified. Bipolar Spectral Response with 1 kHz Sine Wave Input Bipolar Spectral Response with 20 kHz Sine Wave Input Bipolar Spectral Response with 40 kHz Sine Wave Input The following curves ...
Page 16
Bipolar Spurious Free Dynamic Range Unipolar Signal-to-Noise + Distortion Ratio vs. Input Frequency Unipolar Spectral Response with 1 kHz Sine Wave Input www.national.com Unipolar Signal-to-Noise Ratio vs. Input Frequency 1135474 Unipolar Signal-to-Noise + Distortion Ratio vs. Input Signal Level 1135476 ...
Page 17
Unipolar Spectral Response with 20 kHz Sine Wave Input 1135480 Unipolar Spectral Response with 40 kHz Sine Wave Input 1135482 Unipolar Spectral Response with 30 kHz Sine Wave Input Unipolar Spectral Response with 50 kHz Sine Wave Input 17 1135481 ...
Page 18
Test Circuits DO “TRI-STATE” (t Timing Diagrams DO Falling and Rising Edge www.national.com , 1135403 Leakage Current DO “TRI-STATE” Falling and Rising Edge 1135418 DI Data Input Timing 18 DO except “TRI-STATE” 1135404 1135405 1135419 1135420 ...
Page 19
DO Data Output Timing with CS Continuously Low Note: DO output data is not valid during this cycle. DO Data Output Timing Using CS ADC12038 Auto Cal or Auto Zero 19 1135421 1135422 1135423 www.national.com ...
Page 20
ADC12038 Read Data without Starting a Conversion Using CS ADC12038 Read Data without Starting a Conversion with CS Continuously Low www.national.com 20 1135424 1135425 ...
Page 21
ADC12038 Conversion Using CS with 8-Bit Digital Output Format ADC12038 Conversion Using CS with 16-Bit Digital Output Format 21 1135426 1135451 www.national.com ...
Page 22
ADC12038 Conversion with CS Continuously Low and 8-Bit Digital Output Format ADC12038 Conversion with CS Continuously Low and 16-Bit Digital Output Format www.national.com 22 1135428 1135429 ...
Page 23
ADC12038 Software Power Up/Down Using CS with 16-Bit Digital Output Format ADC12038 Software Power Up/Down with CS Continuously Low and 16-Bit Digital Output Format 23 1135452 1135431 www.national.com ...
Page 24
Note: Hardware power up/down may occur at any time high while a conversion is in progress that conversion will be corrupted and erroneous data will be stored in the output shift register. ADC12038 Configuration Modification—Example of a ...
Page 25
FIGURE 6. Protecting the MUXOUT1, MUXOUT2, A/DIN1 and A/DIN2 Analog Pins Format and Set-Up Tables DO Formats DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 DB8 DB9 DB10 DB11 DB12 DB13 DB14 DB15 DB16 Bits MSB ...
Page 26
Analog Channel Addressed MUX Address with A/DIN1 tied to MUXOUT1 and A/DIN2 tied to MUXOUT2 DI0 DI1 DI2 DI3 CH0 CH1 CH2 CH3 CH4 CH5 CH6 CH7 COM A/DIN1 A/DIN2 MUXOUT1 MUXOUT2 − ...
Page 27
TABLE 4. ADC12032 and ADC12030 Multiplexer Addressing Analog Channel Addressed and Assignment MUX Address with A/DIN1 tied to MUXOUT1 and A/DIN2 tied to MUXOUT2 DI0 DI1 CH0 CH1 − − ...
Page 28
Status Bit DB0 DB1 Location Status Bit PU PD Device Status “High” “High” indicates a indicates a Power Up Power Sequence Down is in Sequence Function progress is in progress www.national.com TABLE 7. Status Register DB2 DB3 DB4 Cal 8 ...
Page 29
Applications Information 1.0 DIGITAL INTERFACE 1.1 Interface Concepts The example in Figure 7 shows a typical sequence of events after the power is applied to the ADC12030/2/4/8: FIGURE 7. Typical Power Supply Power Up Sequence The first instruction input to ...
Page 30
Shown below is the data bit stream required at DI, during I/O sequence number 4 in Figure 8, to set CH1 as the positive input and CH0 as the negative input for the different ...
Page 31
Reading the Data Without Starting a Conversion The data from a particular conversion may be accessed with- out starting a new conversion by ensuring that the CONV line is taken high during the I/O sequence. See the Read Data ...
Page 32
For pseudo-differential signed operation, the circuit of shows a signal AC coupled to the ADC. This gives a digital output range of −4096 to +4095. With a 2.5V reference, 1 LSB is equal to 610 µV. Although the ADC is ...
Page 33
FIGURE 13. Alternative Pseudo-Differential Biasing FIGURE 14. Pseudo-Differential Biasing without the Loss of Digital Output Range 33 1135448 1135449 www.national.com ...
Page 34
REFERENCE VOLTAGE The difference in the voltages applied to the V V − defines the analog input span (the difference between REF the voltage applied between two multiplexer inputs or the voltage applied to one of the multiplexer inputs ...
Page 35
FIGURE 17. V Operating Range REF 4.0 ANALOG INPUT VOLTAGE RANGE The ADC12030/2/4/8's fully differential ADC generate a two's complement output that is found by using the equations shown below: for (12-bit) resolution the Output Code = for (8-bit) resolution ...
Page 36
CLOCK SIGNAL LINE ISOLATION The ADC12030/2/4/8's performance is optimized by routing the analog input/output and reference signal conductors as far as possible ...
Page 37
The assignment of the RS-232 port is shown below Input Address COM1 Output Address A sample program, written in Microsoft QuickBasic, is shown on the next page. The program prompts for data mode select instruction to be sent to the ...
Page 38
DOL=Data Out word length, DI=Data string for ADC DI input, ' DO=ADC result string 'SET CS# HIGH OUT &H3FC, (&H2 OR INP (&H3FC)) OUT &H3FC, (&HFE AND INP(&H3FC)) OUT &H3FC, (&HFD AND INP(&H3FC)) OUT &H3FC, (&HEF AND INP(&H3FC)) 10 ...
Page 39
Physical Dimensions inches (millimeters) unless otherwise noted Order Number ADC12030CIWM or ADC12H030CIWM NS Package Number M16B Order Number ADC12032CIWM NS Package Number M20B 39 www.national.com ...
Page 40
Order Number ADC12034CIWM NS Package Number M24B Order Number ADC12H034CIMSA NS Package Number MSA24 40 ...
Page 41
Order Number ADC12038CIWM or ADC12H038CIWM NS Package Number M28B Order Number ADC12034CIN NS Package Number N24C 41 www.national.com ...
Page 42
... For more National Semiconductor product information and proven design tools, visit the following Web sites at: Products Amplifiers www.national.com/amplifiers Audio www.national.com/audio Clock Conditioners www.national.com/timing Data Converters www.national.com/adc Displays www.national.com/displays Ethernet www.national.com/ethernet Interface www.national.com/interface LVDS www.national.com/lvds Power Management www.national.com/power Switching Regulators www.national.com/switchers LDOs www ...