MX29LV320ETTI-70G Macronix, MX29LV320ETTI-70G Datasheet
MX29LV320ETTI-70G
Available stocks
Related parts for MX29LV320ETTI-70G
MX29LV320ETTI-70G Summary of contents
Page 1
MX29LV320E T/B P/N:PM1575 MX29LV320E T/B DATASHEET 1 REV. 1.2, MAY 23, 2011 ...
Page 2
FEATURES ............................................................................................................................................................. 5 GENERAL DESCRIPTION ..................................................................................................................................... 6 PIN CONFIGURATION ........................................................................................................................................... 7 PIN DESCRIPTION ................................................................................................................................................. 8 BLOCK DIAGRAM .................................................................................................................................................. 9 BLOCK DIAGRAM DESCRIPTION ...................................................................................................................... 10 BLOCK STRUCTURE ........................................................................................................................................... 11 Table 1.a: MX29LV320ET SECTOR GROUP ARCHITECTURE ................................................................. 11 Table 1.b: MX29LV320EB SECTOR ...
Page 3
COMMAND OPERATIONS ................................................................................................................................... 22 TABLE 3. MX29LV320E T/B COMMAND DEFINITIONS ............................................................................ 22 AUTOMATIC PROGRAMMING OF THE MEMORY ARRAY ...................................................................... 23 SECTOR ERASE ........................................................................................................................................ 24 CHIP ERASE .............................................................................................................................................. 25 SECTOR ERASE SUSPEND ...................................................................................................................... 25 SECTOR ERASE RESUME ........................................................................................................................ 26 AUTOMATIC SELECT ...
Page 4
Figure 9. AUTOMATIC PROGRAM TIMING WAVEFORM .......................................................................... 45 Figure 10. ACCELERATED PROGRAM TIMING DIAGRAM ..................................................................... 45 Figure 11. CE# CONTROLLED WRITE TIMING WAVEFORM ................................................................... 46 Figure 12. AUTOMATIC PROGRAMMING ALGORITHM FLOWCHART .................................................... 47 SECTOR GROUP PROTECT/CHIP UNPROTECT .............................................................................................. 48 Figure ...
Page 5
SUPPLY FLASH MEMORY FEATURES GENERAL FEATURES • Byte/Word switchable - 4,194,304 2,097,152 x 16 • Sector Structure - 8K-Byte x 8 and 64K-Byte x 63 • Extra 256-Byte ...
Page 6
... For this, Erase Suspend operation along with erase resume operation are provided. Data# polling or toggle bits are used to indicate the end of the erase/program operation. These devices are manufactured at the Macronix fabrication facility using the time tested and proven Macronix's advanced technology. This proprietary non-epi process provides a very high degree of latch-up protection for stresses up to 100 milliamperes on address and data pins from - ...
Page 7
PIN CONFIGURATION 44 SOP A20 WE# 44 A19 43 A18 A17 A10 A11 A12 A13 A14 A15 ...
Page 8
PIN DESCRIPTION SYMBOL PIN NAME A0~A20 Address Input Q0~Q14 15 Data Inputs/Outputs Q15(Data Input/Output, word mode); Q15/A-1 A-1(LSB Address Input, byte mode) CE# Chip Enable Input WE# Write Enable Input OE# Output Enable Input BYTE# Word/Byte Selection Input RESET# Hardware ...
Page 9
BLOCK DIAGRAM CE# OE# CONTROL WE# INPUT RESET# LOGIC BYTE# WP#/ACC ADDRESS LATCH A0-AM AND BUFFER Q0-Q15/A-1 AM: MSB address P/N:PM1575 MX29LV320E T/B PROGRAM/ERASE HIGH VOLTAGE FLASH ARRAY ARRAY SOURCE HV Y-PASS GATE PGM SENSE DATA AMPLIFIER HV PROGRAM DATA ...
Page 10
BLOCK DIAGRAM DESCRIPTION The block diagram on Page 9 illustrates a simplified architecture of MX29LV320E T/B. Each block in the block diagram represents one or more circuit modules in the real chip used to access, erase, program, and read the ...
Page 11
BLOCK STRUCTURE The main flash memory array can be organized as 4M Bytes Words x 16. The details of the ad- dress ranges and the corresponding sector addresses are shown in Table 1. Table 1.a ...
Page 12
Sector Size Sector Byte Mode Word Mode Group (Kbytes) (Kwords ...
Page 13
Table 1.b: MX29LV320EB SECTOR GROUP ARCHITECTURE Sector Size Sector Byte Mode Word Mode Group (Kbytes) (Kwords ...
Page 14
Sector Size Sector Byte Mode Word Mode Group (Kbytes) (Kwords ...
Page 15
BUS OPERATION Table 2-1. BUS OPERATION RE- Mode Select CE# WE# OE# SET# Device Reset L X Vcc ± Vcc ± Standby Mode 0.3V 0.3V Output Disable H L Read Mode H L Write (Note1 Accelerate Program H ...
Page 16
Table 2-2. BUS OPERATION Control Input Item CE# WE# OE# Sector Lock Status Verification Read Silicon Manufacturer Code Read Silicon MX29LV320ET Read Silicon MX29LV320EB Read ...
Page 17
FUNCTIONAL OPERATION DESCRIPTION READ OPERATION To perform a read operation, the system addresses the desired memory array or status register location by pro- viding its address on the address pins and simultaneously enabling the chip by driving CE# & OE# ...
Page 18
... The second method is strictly a bus operation and is entered by asserting Vhv on A9 and OE# pins, with A6 and CE# at Vil. The protection operation begins at the falling edge of WE# and terminates at the rising edge. Contact Macronix for more details on this method. P/N:PM1575 MX29LV320E T/B ...
Page 19
... READ SILICON ID MANUFACTURER CODE To determine the Silicon ID Manufacturer Code, the system performs a READ OPERATION with A9 raised to Vhv and address pins A6, A1, & A0 held LOW. The Macronix ID code of C2h should be present on data bits Q7 to Q0. READ SILICON ID MX29LV320ET CODE To verify the Silicon ID MX29LV320ET Code, the system performs a READ OPERATION with A9 raised to Vhv, address pins A6 & ...
Page 20
FUNCTIONAL OPERATION DESCRIPTION (cont'd) READ INDICATOR BIT (Q7) FOR SECURITY SECTOR To determine if the Security Sector has been locked at the factory, the system performs a READ OPERATION with A9 raised to Vhv, address pin A6 held LOW, and ...
Page 21
FUNCTIONAL OPERATION DESCRIPTION (cont'd) POWER-UP WRITE INHIBIT When WE#, CE# is held at Vil and OE# is held at Vih during power up, the device ignores the first command on the rising edge of WE#. POWER SUPPLY DECOUPLING A 0.1uF ...
Page 22
COMMAND OPERATIONS TABLE 3. MX29LV320E T/B COMMAND DEFINITIONS Read Reset Command Manifacture ID Mode Mode Word Addr Addr XXX 555 1st Bus Cycle Data Data F0 AA Addr 2AA 2nd Bus Cycle Data 55 Addr 555 3rd Bus Cycle Data ...
Page 23
COMMAND OPERATIONS (cont'd) AUTOMATIC PROGRAMMING OF THE MEMORY ARRAY The MX29LV320E T/B provides the user the ability to program the memory array in Byte mode or Word mode. As long as the users enters the correct cycle defined in the ...
Page 24
COMMAND OPERATIONS (cont'd) SECTOR ERASE The sector erase operation is used to clear data within a sector by returning all of its memory locations to the "1" state. It requires six command cycles to initiate the erase operation. The first ...
Page 25
COMMAND OPERATIONS (cont'd) CHIP ERASE The Chip Erase operation is used erase all the data within the memory array. All memory cells containing a "0" will be returned to the erased state of "1". This operation requires 6 write cycles ...
Page 26
COMMAND OPERATIONS (cont'd) SECTOR ERASE RESUME The sector Erase Resume command is valid only when the device is in Erase-Suspended Read mode. After erase resumes, the user can issue another Ease Suspend command, but there should be a 4ms interval ...
Page 27
... The Manufacturer ID (identification unique hexadecimal number assigned to each manufacturer by the JE- DEC committee. Each company has its own manufacturer ID, which is different from the ID of all other compa- nies. The number assigned to Macronix is C2h. The Device unique hexadecimal number assigned by the manufacturer for each one of the flash devices made by that manufacturer ...
Page 28
... Vhv to the A9 and OE# pins with A6, CE#, and WE# held LOW and the SA address applied to A20 to A12. The protection operation begins at the falling edge of WE# and terminates at the rising edge. Contact Macronix for more details on using this method. After the Security Sector is locked and verified, the system must write an Exit Security Sector Region command, go through a power cycle, or issue a hardware reset to return the device to read normal array mode ...
Page 29
COMMAND OPERATIONS (cont'd) RESET OPERATION In the following situations, executing reset command will reset device back to Read mode: • Among erase command sequence (before the full command set is completed) • Sector erase time-out period • Erase fail (while ...
Page 30
... CFI mode and go back to the mode before entering CFI. The system can write the CFI Query command only when the device is in read mode, erase suspend, standby mode or automatic select mode. The CFI unused area is Macronix's reserved. Table 4-1. CFI mode: Identification Data Values ...
Page 31
Table 4-3. CFI Mode: Device Geometry Data Values Description n Device size = 2 in number of bytes Flash device interface description (02=asynchronous x8/x16) Maximum number of bytes in buffer write = 2 Number of erase regions within device Index ...
Page 32
Table 4-4. CFI Mode: Primary Vendor-Specific Extended Query Data Values Description Query - Primary extended table, unique ASCII string, PRI Major version number, ASCII Minor version number, ASCII Unlock recognizes address (0= recognize, 1= don't recognize) Erase suspend (2= to ...
Page 33
ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM STRESS RATINGS Surrounding Temperature with Bias Storage Temperature Voltage Range Output Short Circuit Current (less than one second) Note: 1. Minimum voltage may undershoot to -2V during transition and for less than 20ns during transitions. 2. ...
Page 34
DC CHARACTERISTICS Symbol Description Iilk Input Leak Iilk9 A9 Leak Iolk Output Leak Icr1 Read Current(5MHz) Icr2 Read Current(1MHz) Icw Write Current Isb Standby Current Isbr Reset Current Isbs Sleep Mode Current Accelerated Pgm Current, WP#/Acc pin Icp1 (Word/Byte) Accelerated ...
Page 35
SWITCHING TEST CIRCUIT Vcc TESTED DEVICE 0.1uF Test Condition Output Load : 1 TTL gate Output Load Capacitance,CL : 30pF Rise/Fall Times : 5ns In/Out reference levels :1.5V SWITCHING TEST WAVEFORM 3.0V 1.5V 0.0V INPUT P/N:PM1575 MX29LV320E T ...
Page 36
AC CHARACTERISTICS Symbol Description Taa Valid data output after address Tce Valid data output after CE# low Toe Valid data output after OE# low Tdf Data output floating after OE# high Output hold time from the earliest rising edge of ...
Page 37
WRITE COMMAND OPERATION Figure 1. COMMAND WRITE OPERATION CE# Vih Vil Tcs Vih WE# Vil Toes OE# Vih Vil Vih Addresses Vil Tas Vih Data Vil P/N:PM1575 MX29LV320E T/B Tcwc Tch Twph Twp VA Tah Tdh Tds DIN VA: Valid ...
Page 38
READ/RESET OPERATION Figure 2. READ TIMING WAVEFORM Vih CE# Vil Vih WE# Vil Vih OE# Vil Vih Addresses Vil HIGH Z Voh Outputs Vol P/N:PM1575 MX29LV320E T/B Tce Tsrw Toeh Toe Taa Trc ADD Valid DATA Valid 38 Tdf Toh ...
Page 39
AC CHARACTERISTICS Item Description Trp1 RESET# Pulse Width (During Automatic Algorithms) Trp2 RESET# Pulse Width (NOT During Automatic Algorithms) Trh RESET# High Time Before Read Trb1 RY/BY# Recovery Time (to CE#, OE# go low) Trb2 RY/BY# Recovery Time (to WE# ...
Page 40
ERASE/PROGRAM OPERATION Figure 4. AUTOMATIC CHIP ERASE TIMING WAVEFORM CE# WE# Tcs Tghwl OE# Last 2 Erase Command Cycle Twc 2AAh Address Data RY/BY# SA: 555h for chip erase P/N:PM1575 MX29LV320E T/B Tch Twp Twph Read Status Tah Tas SA ...
Page 41
Figure 5. AUTOMATIC CHIP ERASE ALGORITHM FLOWCHART P/N:PM1575 MX29LV320E T/B START Write Data AAh Address 555h Write Data 55h Address 2AAh Write Data 80h Address 555h Write Data AAh Address 555h Write Data 55h Address 2AAh Write Data 10h Address ...
Page 42
Figure 6. AUTOMATIC SECTOR ERASE TIMING WAVEFORM CE# Tch Twp WE# Twph Tcs Tghwl OE# Last 2 Erase Command Cycle Twc 2AAh Address Address 0 Tds Tdh 55h Data RY/BY# P/N:PM1575 MX29LV320E T/B Tbal Tas Sector Sector Sector Address 1 ...
Page 43
Figure 7. AUTOMATIC SECTOR ERASE ALGORITHM FLOWCHART P/N:PM1575 MX29LV320E T/B START Write Data AAh Address 555h Write Data 55h Address 2AAh Write Data 80h Address 555h Write Data AAh Address 555h Write Data 55h Address 2AAh Write Data 30h Sector ...
Page 44
Figure 8. ERASE SUSPEND/RESUME FLOWCHART P/N:PM1575 MX29LV320E T/B START Write Data B0H ERASE SUSPEND NO Toggle Bit checking Q6 not toggled YES Read Array or Program Reading or NO Programming End YES Write Data 30H ERASE RESUME Continue Erase Another ...
Page 45
Figure 9. AUTOMATIC PROGRAM TIMING WAVEFORM CE# WE# Tcs Tghwl OE# Last 2 Program Command Cycle 555h Address Data RY/BY# Figure 10. ACCELERATED PROGRAM TIMING DIAGRAM (9.5V ~ 10.5V) Vhv WP#/ACC Vil or Vih 250ns P/N:PM1575 MX29LV320E T/B Tch Twhwh1 ...
Page 46
Figure 11. CE# CONTROLLED WRITE TIMING WAVEFORM WE# CE# Tws Tghwl OE# 555h Address Data RY/BY# P/N:PM1575 MX29LV320E T/B Tcep Twh Twhwh1 or Twhwh2 Tceph Tah Tas PA Tdh Tds A0h PD Tbusy Status DOUT REV. 1.2, ...
Page 47
Figure 12. AUTOMATIC PROGRAMMING ALGORITHM FLOWCHART next address P/N:PM1575 MX29LV320E T/B START Write Data AAH Address 555H Write Data 55H Address 2AAH Write Data A0H Address 555H Write Program Data/Address Data# Polling Algorithm or Toggle Bit Algorithm No Read Again ...
Page 48
SECTOR GROUP PROTECT/CHIP UNPROTECT Figure 13. SECTOR GROUP PROTECT/CHIP UNPROTECT WAVEFORM (RESET# Control) 1us CE# WE# OE# Data 60h SA, A6 A1, A0 Vhv Vih RESET# P/N:PM1575 MX29LV320E T/B 150us: Sector Protect 15ms: Chip Unprotect Verification 60h 40h VA VA ...
Page 49
Figure 14. IN-SYSTEM SECTOR GROUP PROTECT WITH RESET#=Vhv Retry Count +1 No Retry Count=25? Yes Device fail P/N:PM1575 MX29LV320E T/B START Retry count=0 RESET#=Vhv Wait 1us Temporary Unprotect Mode No First CMD=60h? Yes Write Sector Address with [A6,A1,A0]:[0,1,0] data: 60h ...
Page 50
Figure 15. CHIP UNPROTECT ALGORITHM WITH RESET#=Vhv Retry Count +1 No Retry Count=1000? Yes Device fail P/N:PM1575 MX29LV320E T/B START Retry count=0 RESET#=Vhv Wait 1us Temporary Unprotect No First CMD=60h? Yes No All sectors Protect All Sectors protected? Yes Write ...
Page 51
Table 5. TEMPORARY SECTOR GROUP UNPROTECT Parameter Alt Description Trpvhh Tvidr RESET# Rise Time to Vhv and Vhv Fall Time to RESET# Tvhhwl Trsp RESET# Vhv to WE# Low Figure 16. TEMPORARY SECTOR GROUP UNPROTECT WAVEFORM CE# WE# RY/BY# Vhv ...
Page 52
Figure 17. TEMPORARY SECTOR GROUP UNPROTECT FLOWCHART Notes: 1. Temporary unprotect all protected sectors Vhv=9.5~10.5V. 2. After leaving temporary unprotect mode, the previously protected sectors are again protected. P/N:PM1575 MX29LV320E T/B Start Apply Reset# pin Vhv Volt Enter Program or ...
Page 53
Figure 18. SILICON ID READ TIMING WAVEFORM Vih CE# Vil Tce Vih WE# Vil Vih OE# Vil Vhv Vih A9 Vil Vih A0 Vil Taa Vih A1, A6 Vil Vih ADD Vil Vih DATA Q7-Q0 Vil P/N:PM1575 MX29LV320E T/B Toe ...
Page 54
WRITE OPERATION STATUS Figure 19. DATA# POLLING TIMING WAVEFORM (DURING AUTOMATIC ALGORITHM) Tce CE# Tch WE# Toe OE# Toeh Trc Address Taa Q7 Q6~Q0 Tbusy RY/BY# P/N:PM1575 MX29LV320E T/B Tdf VA Toh Complement Complement True Status Data Status Data True ...
Page 55
Figure 20. DATA# POLLING ALGORITHM Notes: 1. For programming, valid address means program address. For erasing, valid address means erase sectors address should be rechecked even Q5="1" because Q7 may change simultaneously with Q5. P/N:PM1575 MX29LV320E T/B Start ...
Page 56
Figure 21. TOGGLE BIT TIMING WAVEFORM (DURING AUTOMATIC ALGORITHM) Tce CE# Tch WE# Toe OE# Toeh Trc Address VA Taa Q6/Q2 Tbusy RY/BY Valid Address P/N:PM1575 MX29LV320E T/B Tdf VA Toh Valid Status Valid Status Valid Data (second ...
Page 57
Figure 22. TOGGLE BIT ALGORITHM NO Program/Erase fail Notes: 1. Read toggle bit twice to determine whether or not it is toggling. 2. Recheck toggle bit because it may stop toggling as Q5 changes to "1". P/N:PM1575 MX29LV320E T/B Start ...
Page 58
AC CHARACTERISTICS WORD/BYTE CONFIGURATION (BYTE#) Parameter Description Telfl/Telfh CE# to BYTE# from L/H Tflqz BYTE# from L to Output Hiz Tfhqv BYTE# from H to Output Active Figure 23. BYTE# TIMING WAVEFORM FOR READ OPERATIONS (BYTE# switching from byte mode ...
Page 59
RECOMMENDED OPERATING CONDITIONS At Device Power-Up AC timing illustrated in Figure A is recommended for the supply voltages and the control signals at device power- up. If the timing in the figure is ignored, the device may not operate correctly. ...
Page 60
ERASE AND PROGRAMMING PERFORMANCE PARAMETER Chip Erase Time Sector Erase Time Erase/Program Cycles Chip Programming Time Accelerated Byte/Word Program Time Word Program Time Byte Programming Time Notes: 1. Typical program and erase times assume the following conditions: 25°C, 3.0V VCC. ...
Page 61
... ORDERING INFORMATION ACCESS TIME PART NO. MX29LV320ETMI-70G * MX29LV320ETTI-70G MX29LV320EBTI-70G MX29LV320ETXBI-70G MX29LV320EBXBI-70G MX29LV320ETXEI-70G MX29LV320EBXEI-70G * 44-pin SOP is only for Pachinko Socket (Advanced Information). P/N:PM1575 MX29LV320E T/B Ball Pitch/ (ns) Ball Size 0.8mm/0.3mm 48-Ball TFBGA 70 0.8mm/0.3mm 48-Ball TFBGA 70 0.8mm/0.4mm 48-Ball LFBGA 70 0.8mm/0.4mm ...
Page 62
PART NAME DESCRIPTION 320 P/N:PM1575 MX29LV320E T OPTION: G: RoHS Compliant package SPEED: 70: 70ns TEMPERATURE RANGE: I: Industrial (-40°C to 85°C) PACKAGE: M: SOP T: TSOP XB: TFBGA (0.8mm ball ...
Page 63
PACKAGE INFORMATION P/N:PM1575 MX29LV320E T/B 63 REV. 1.2, MAY 23, 2011 ...
Page 64
P/N:PM1575 MX29LV320E T/B 64 REV. 1.2, MAY 23, 2011 ...
Page 65
TFBGA (for MX29LV320E TXBI/BXBI) P/N:PM1575 MX29LV320E T/B 65 REV. 1.2, MAY 23, 2011 ...
Page 66
LFBGA (for MX29LV320E TXEI/BXEI) P/N:PM1575 MX29LV320E T/B 66 REV. 1.2, MAY 23, 2011 ...
Page 67
REVISION HISTORY Revision No. Description 1.0 1. Removed "Advanced Information" 2. Revised Table 4-4. CFI Mode: Primary Vendor-Specific Extended Query Data Values 3. Revised ORDERING INFORMATION 1.1 1. Revised General Description-security sector size 2. Revised ORDERING INFORMATION 1.2 1. Added ...
Page 68
... In the event Macronix products are used in contradicted to their target usage above, the buyer shall take any and all actions to ensure said Macronix's product qualified for its actual use in accordance with the applicable laws and regulations; and Macronix as well as it’s suppliers and/or distributors shall be released from any and all liability arisen therefrom. Copyright© ...