24LC128-I/SM Microchip Technology, 24LC128-I/SM Datasheet - Page 7

• Manufacturer Part Number: 24LC128-I/SM
• Description: IC EEPROM 128KBIT 400KHZ 8SOIC
• Manufacturer: Microchip Technology

Specifications of 24LC128-I/SM

• Memory Size: 128K (16K x 8)
• Package / Case: 8-SOIC (5.3mm Width), 8-SOP, 8-SOEIAJ
• Operating Temperature: -40°C ~ 85°C
• Format - Memory: EEPROMs - Serial
• Memory Type: EEPROM
• Speed: 400kHz
• Interface: I²C, 2-Wire Serial
• Voltage - Supply: 2.5 V ~ 5.5 V
• Organization: 16 K x 8
• Interface Type: I2C
• Maximum Clock Frequency: 0.4 MHz
• Access Time: 900 ns
• Supply Voltage (max): 5.5 V
• Supply Voltage (min): 2.5 V
• Maximum Operating Current: 3 mA
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• Operating Supply Voltage: 2.5 V, 5.5 V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

5.0
A control byte is the first byte received following the
Start condition from the master device (Figure 5-1).
The control byte consists of a 4-bit control code. For the
24XX128, this is set as ‘1010
operations. The next three bits of the control byte are
the Chip Select bits (A2, A1, A0). The Chip Select bits
allow the use of up to eight 24XX128 devices on the
same bus and are used to select which device is
accessed. The Chip Select bits in the control byte must
correspond to the logic levels on the corresponding A2,
A1 and A0 pins for the device to respond. These bits
are, in effect, the three Most Significant bits of the word
address.
For the MSOP package, the A0 and A1 pins are not
connected. During device addressing, the A0 and A1
Chip Select bits (Figures 5-1 and 5-2) should be set to
‘0’. Only two 24XX128 MSOP packages can be
connected to the same bus.
The last bit of the control byte defines the operation to
be performed. When set to a one, a read operation is
selected. When set to a zero, a write operation is
selected. The next two bytes received define the
address of the first data byte (Figure 5-2). Because
only A13…A0 are used, the upper two address bits are
“don’t care” bits. The upper address bits are transferred
first, followed by the Less Significant bits.
Following the Start condition, the 24XX128 monitors
the SDA bus checking the device type identifier being
transmitted. Upon receiving a ‘1010
appropriate device select bits, the slave device outputs
an Acknowledge signal on the SDA line. Depending on
the state of the R/W bit, the 24XX128 will select a read
or write operation.
FIGURE 5-2:
 2010 Microchip Technology Inc.
1
Control
Code
DEVICE ADDRESSING
0
1
Control Byte
0
A
2
ADDRESS SEQUENCE BIT ASSIGNMENTS
Select
Chip
Bits
A
1
A
’
0 R/W
binary for read and write
’
x
code and
24AA128/24LC128/24FC128
x
Address High Byte
13
A
12
A
11
A
10
A
FIGURE 5-1:
5.1
The Chip Select bits A2, A1 and A0 can be used to
expand the contiguous address space for up to 1 Mbit
by adding up to eight 24XX128 devices on the same
bus. In this case, software can use A0 of the control
byte as address bit A14; A1 as address bit A15; and A2
as address bit A16. It is not possible to sequentially
read across device boundaries.
For the MSOP package, up to two 24XX128 devices
can be added for up to 256 Kbit of address space. In
this case, software can use A2 of the control byte as
address bit A16. Bits A0 (A14) and A1 (A15) of the
control byte must always be set to logic ‘0’ for the
MSOP.
Start Bit
A
9
S
A
8
Contiguous Addressing Across
Multiple Devices
1
Control Code
0
A
7
Slave Address
1
•
CONTROL BYTE
FORMAT
Address Low Byte
0
•
•
A2
Chip Select
Read/Write Bit
Bits
Acknowledge Bit
•
A1
x = “don’t care” bit
•
DS21191S-page 7
A0
•
R/W
A
0
ACK