AT28HC64B-70TC Atmel, AT28HC64B-70TC Datasheet

IC EEPROM 64KBIT 70NS 28TSOP

AT28HC64B-70TC

Manufacturer Part Number
AT28HC64B-70TC
Description
IC EEPROM 64KBIT 70NS 28TSOP
Manufacturer
Atmel
Datasheet

Specifications of AT28HC64B-70TC

Format - Memory
EEPROMs - Parallel
Memory Type
EEPROM
Memory Size
64K (8K x 8)
Speed
70ns
Interface
Parallel
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Package / Case
28-TSOP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
AT28HC64B70TC

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT28HC64B-70TC
Manufacturer:
ATMEL
Quantity:
200
Features
1. Description
The AT28C040 is a high-performance electrically erasable and programmable read-
only memory (EEPROM). Its 4 megabits of memory is organized as 524,288 words by
8 bits. Manufactured with Atmel’s advanced nonvolatile CMOS technology, the device
offers access times to 200 ns with power dissipation of just 440 mW.
The AT28C040 is accessed like a static RAM for the read or write cycle without the
need for external components. The device contains a 256-byte page register to allow
writing of up to 256 bytes simultaneously. During a write cycle, the address and 1 to
256 bytes of data are internally latched, freeing the address and data bus for other
operations. Following the initiation of a write cycle, the device will automatically write
the latched data using an internal control timer. The end of a write cycle can be
detected by Data Polling of I/O7. Once the end of a write cycle has been detected, a
new access for a read or write can begin.
Atmel's AT28C040 has additional features to ensure high quality and manufacturabil-
ity. The device utilizes internal error correction for extended endurance and improved
data retention characteristics. An optional software data protection mechanism is
available to guard against inadvertent writes. The device also includes an extra 256
bytes of EEPROM for device identification or tracking.
Read Access Time – 200 ns
Automatic Page Write Operation
Fast Write Cycle Time
Low Power Dissipation
Hardware and Software Data Protection
DATA Polling for End of Write Detection
High Reliability CMOS Technology
Single 5V ± 10% Supply
CMOS and TTL Compatible Inputs and Outputs
JEDEC Approved Byte-Wide Pinout
– Internal Address and Data Latches for 256 Bytes
– Internal Control Timer
– Page Write Cycle Time – 10 ms Maximum
– 1 to 256 Byte Page Write Operation
– 50 mA Active Current
– Endurance: 10,000 Cycles
– Data Retention: 10 Years
4-Megabit
(512K x 8)
Paged Parallel
EEPROMs
AT28C040
0542F–PEEPR–2/09

Related parts for AT28HC64B-70TC

AT28HC64B-70TC Summary of contents

Page 1

... Data Polling of I/O7. Once the end of a write cycle has been detected, a new access for a read or write can begin. Atmel's AT28C040 has additional features to ensure high quality and manufacturabil- ity. The device utilizes internal error correction for extended endurance and improved data retention characteristics ...

Page 2

Pin Configurations Pin Name Function A0 - A18 Addresses CE Chip Enable OE Output Enable WE Write Enable I/O0 - I/O7 Data Inputs/Outputs NC No Connect 2.1 44-lead LCC – Top View A12 ...

Page 3

Block Diagram 4. Absolute Maximum Ratings* Temperature Under Bias................................ -55°C to +125°C Storage Temperature ..................................... -65°C to +150°C All Input Voltages (including NC pins) with Respect to Ground ...................................-0.6V to +6.25V All Output Voltages with Respect to Ground .............................-0.6V ...

Page 4

... Reading the toggle bit may begin at any time during the write cycle. 5.6 Data Protection If precautions are not taken, inadvertent writes may occur during transitions of the host system power supply. Atmel memory against inadvertent writes. AT28C040 read operation will effectively be a polling operation. ...

Page 5

... A software controlled data protection feature has been implemented on the AT28C040. When enabled, the software data protection (SDP), will prevent inadvertent writes. The SDP feature may be enabled or disabled by the user; the AT28C040 is shipped from Atmel with SDP disabled. SDP is enabled when the host system issues a series of three write commands; three specific bytes of data are written to three specific addresses (refer to Software Data Protection Algo- rithm) ...

Page 6

DC and AC Operating Range Operating Temperature (Case) V Power Supply CC 7. Operating Modes Mode Read (2) Write Write Inhibit Write Inhibit Output Disable Notes can Refer to ...

Page 7

AC Read Characteristics Symbol Parameter t Address to Output Delay ACC ( Output Delay CE ( Output Delay OE (3)( Output Float DF t Output Hold from OE, ...

Page 8

AC Write Characteristics Symbol Parameter Address, OE Set-up Time AS OES t Address Hold Time AH t Chip Select Set-up Time CS t Chip Select Hold Time CH t Write Pulse Width (WE or CE) WP ...

Page 9

Page Mode Characteristics Symbol Parameter t Write Cycle Time WC t Address Set-up Time AS t Address Hold Time AH t Data Set-up Time DS t Data Hold Time DH t Write Pulse Width WP t Byte Load Cycle ...

Page 10

Software Data Protection Enable Algorithm LOAD DATA AA TO ADDRESS 5555 LOAD DATA 55 TO ADDRESS 2AAA LOAD DATA A0 TO ADDRESS 5555 WRITES ENABLED LOAD DATA XX TO (4) ANY ADDRESS LOAD LAST BYTE TO LAST ADDRESS ENTER ...

Page 11

Data Polling Characteristics Symbol Parameter t Data Hold Time Hold Time OEH ( Output Delay OE t Write Recovery Time WR Notes: 1. These parameters are characterized and not 100% tested. 2. See ...

Page 12

Ordering Information 25.1 Standard Packaging I (mA ACC (ns) Active 50 200 AT28C040-20FI SL703 50 AT28C040-20LI SL703 Note: 1. SL703 requires testing to Mil-883 standards; SL703 is marked on the package. 32F 32-Lead, Non-Windowed, Ceramic Bottom-Brazed Flat ...

Page 13

Packaging Information 26.1 32F – Flatpack Dimensions in Millimeters and (Inches). Controlling dimension: Inches. JEDEC Outline MO-115 AA 21.08(0.830) 20.60(0.811) 12.40(0.488) 11.99(0.472) 10.36(0.408) 2325 Orchard Parkway San Jose, CA 95131 R 0542F–PEEPR–2/09 PIN #1 ID 0.18(0.007) 0.10(0.004) 9.02(0.355) 1.83(0.072) ...

Page 14

LCC Dimensions in Millimeters and (Inches) Controlling dimension: Inches MIL-STD-1835 C-5 16.81(0.662) 16.26(0.640) 12.70(0.500) BSC 1.27(0.050) TYP 2325 Orchard Parkway San Jose, CA 95131 R AT28C040 14 16.81(0.662) 16.26(0.640) PIN 1 1.40(0.055) 1.14(0.045) 2.41(0.095) 1.91(0.075) 12.70(0.500) BSC ...

Page 15

... Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDI- TIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT ...

Related keywords