71321LA45J IDT, 71321LA45J Datasheet - Page 8

• Manufacturer Part Number: 71321LA45J
• Description: SRAM
• Manufacturer: IDT
• Series: IDT71321LAr
• Type: Asyncronous Static RAMr

Specifications of 71321LA45J

• Memory Size: 16 kbit
• Organization: 2 K x 8
• Access Time: 45 ns
• Supply Voltage - Max: 5.5 V
• Supply Voltage - Min: 4.5 V
• Maximum Operating Temperature: + 70 C
• Minimum Operating Temperature: 0 C
• Mounting Style: SMD/SMT
• Package / Case: PLCC-52
• Memory Type: CMOS
• Part # Aliases: IDT71321LA45J

CURRENT
Timing Waveform of Read Cycle No. 1, Either Side
NOTES:
1. R/W = V
2. t
3. Start of valid data depends on which timing becomes effective last t
Timing Waveform of Read Cycle No. 2, Either Side
ADDRESS
NOTES:
1. Timing depends on which signal is asserted last, OE or CE.
2. Timing depends on which signal is de-asserted first, OE or CE.
3. R/W = V
4. Start of valid data depends on which timing becomes effective last t
DATA
BUSY
DATA
IDT71321SA/LA and IDT71421SA/LA
High Speed 2K x 8 Dual-Port Static RAM with Interrupts
BUSY has no relationship to valid output data.
BDD
delay is required only in the case where the opposite port is completing a write operation to the same address location. For simultaneous read operations
I
OUT
I
OE
OUT
CE
OUT
CC
SS
IH
IH
, CE = V
and OE = V
PREVIOUS DATA VALID
IL
, and is OE = V
IL
, and the address is valid prior to or coincidental with CE transition LOW.
IL
t
. Address is valid prior to the coincidental with CE transition LOW.
OH
t
t
PU
AA
50%
t
LZ
(1)
t
ACE
t
RC
AOE
AOE
t
t
LZ
BDDH
, t
t
, t
(1)
AOE
ACE
ACE
(2,3)
,
, t
(4)
6.42
t
AA
AA
8
, and
, and t
t
DATA VALID
BDD
BDD
.
.
Industrial and Commercial Temperature Ranges
VALID DATA
(1)
(3)
t
OH
t
PD
t
HZ
(4)
(2)
t
HZ
(2)
50%
2691 drw 06
2691 drw 07