IDT71342LA20J IDT, Integrated Device Technology Inc, IDT71342LA20J Datasheet
IDT71342LA20J
Specifications of IDT71342LA20J
Available stocks
Related parts for IDT71342LA20J
IDT71342LA20J Summary of contents
Page 1
... Battery backup operation—2V data retention (LA only) TTL-compatible; single 5V (±10%) power supply Available in plastic packages Industrial temperature range (–40°C to +85°C) is available for selected speeds I/O I/O CONTROL CONTROL MEMORY ARRAY SEMAPHORE LOGIC ADDRESS ADDRESS DECODER DECODER 1 IDT71342SA/LA ...
Page 2
... The IDT71342 provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. To assist in arbitrating between ports, a fully independent semaphore logic block is provided. This block contains unassigned flags which can be accessed by either side ...
Page 3
IDT71342SA/LA High-Speed Dual-Port Static RAM with Semaphore Absolute Maximum Ratings Symbol Rating (2) V Terminal Voltage TERM with Respect to GND Temperature T BIAS Under Bias Storage T STG Temperature (3) P Power T Dissipation DC Output ...
Page 4
IDT71342SA/LA High-Speed Dual-Port Static RAM with Semaphore DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range Symbol Parameter Dynamic Operating Current CC (Both Ports Active) Outputs Disabled SEM = Don't Care ...
Page 5
IDT71342SA/LA High-Speed Dual-Port Static RAM with Semaphore Data Retention Characteristics (LA Version Only 0.2V Symbol Parameter V V for Data Retention Data Retention Current CCDR (3) t Chip Deselect to ...
Page 6
IDT71342SA/LA High-Speed Dual-Port Static RAM with Semaphore AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Symbol Parameter READ CYCLE t Read Cycle Time RC t Address Access Time AA (3) t Chip Enable Access Time ...
Page 7
IDT71342SA/LA High-Speed Dual-Port Static RAM with Semaphore Timing Waveform of Read Cycle No. 1, Either Side ADDRESS DATA PREVIOUS DATA VALID OUT Timing Waveform of Read Cycle No. 2, Either Side t SOP ( SEM ...
Page 8
IDT71342SA/LA High-Speed Dual-Port Static RAM with Semaphore AC Electrical Characteristics Over the Operating Temperature Supply Voltage Symbol Parameter WRITE CYCLE t Write Cycle Time WC t Chip Enable to End-of-Write EW t Address Valid to End-of-Write AW ...
Page 9
IDT71342SA/LA High-Speed Dual-Port Static RAM with Semaphore TIMING WAVEFORM OF WRITE CYCLE NO CONTROLLED TIMING ADDRESS ( SEM R DATA OUT DATA IN Timing ...
Page 10
IDT71342SA/LA High-Speed Dual-Port Static RAM with Semaphore Timing Waveform of Semaphore Read After Write Timing, Either Side VALID ADDRESS SEM DATA R/W OE ...
Page 11
... The eight semaphore flags reside within the IDT71342 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a LOW input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, OE, and R/W) as they would be used in accessing a standard Static RAM ...
Page 12
... Z Port Disabled and in Power Down Mode Data in Semaphore Flag Output on Port OUT Z Output Disabled Port Data Bit D Written Into Semaphore Flag IN 0 Data in Memory Output on Port OUT Data on Port Written Into Memory IN Not Allowed Left Right ...
Page 13
... I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices had determined which memory area was “off limits” to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states ...
Page 14
IDT71342SA/LA High-Speed Dual-Port Static RAM with Semaphore Ordering Information XXXX A 999 Device Type Power Speed Package Datasheet Document History 1/12/99: Initiated datasheet document history Converted to new format Cosmetic and typographical corrections Added additional notes to ...