TC835CPI Microchip Technology, TC835CPI Datasheet - Page 13

• Manufacturer Part Number: TC835CPI
• Description: IC ADC 4 1/2DGT BCD 28-DIP
• Manufacturer: Microchip Technology

Specifications of TC835CPI

• Display Type: LED
• Configuration: 7 Segment
• Interface: BCD
• Digits Or Characters: A/D 4.5 Digits
• Current - Supply: 1mA
• Voltage - Supply: 4 V ~ 6 V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Through Hole
• Package / Case: 28-DIP (0.600", 15.24mm)
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

TABLE 6-2:
The conversion rate is easily calculated:
EQUATION 6-3:
6.3
6.3.1
The TC835 is designed to work from ±5V supplies. For
single +5V operation, a ICL7135 can provide a –5V
supply.
6.3.2
Systems should use separate digital and analog
ground systems to avoid loss of accuracy.
6.4
The maximum conversion rate of most dual-slope A/D
converters is limited by the frequency response of the
comparator. The comparator in this circuit follows the
integrator ramp with a 3 µs delay, and at a clock
frequency of 200 kHz (5 µs period), half of the first
reference integrate clock period is lost in delay. This
means that the meter reading will change from 0 to 1
with a 50 µV input, 1 to 2 with 150 µV, 2 to 3 at 250 µV,
etc. This transition at midpoint is considered desirable
by most users, however, if the clock frequency is
increased appreciably above 200 kHz, the instrument
will flash "1" on noise peaks even when the input is
shorted.
For many dedicated applications where the input signal
is always of one polarity, the delay of the comparator
need not be a limitation. Since the nonlinearity and
noise do not increase substantially with frequency,
clock rates of up to ~1 MHz may be used. For a fixed
© 2007 Microchip Technology Inc.
Oscillator Frequency
Reading 1/sec =
Power Supplies and Grounds
High-Speed Operation
100.000
125.000
133.333
166.667
200.000
250.000
50.000
53.333
66.667
80.000
83.333
(kHz)
POWER SUPPLIES
GROUNDING
LINE FREQUENCY VS.
CLOCK FREQUENCY
Clock Frequency (Hz)
60Hz
Line Frequency Rejection
—
—
—
—
—
—
•
•
•
•
4000
50Hz
—
—
—
—
—
—
•
•
•
•
400Hz
•
•
•
•
•
•
•
•
•
•
clock frequency, the extra count or counts caused by
comparator delay will be a constant and can be
subtracted out digitally.
The clock frequency may be extended above 200 kHz
without this error, however, by using a low-value
resistor in series with the integrating capacitor. The
effect of the resistor is to introduce a small pedestal
voltage onto the integrator output at the beginning of
the reference integrate phase. By careful selection of
the ratio between this resistor and the integrating
resistor (a few tens of ohms in the recommended
circuit), the comparator delay can be compensated and
the maximum clock frequency extended by approxi-
mately a factor of 3. At higher frequencies, ringing and
second-order breaks will cause significant nonlineari-
ties in the first few counts of the instrument.
The minimum clock frequency is established by leak-
age on the auto zero and reference capacitors. With
most devices, measurement cycles as long as 10 sec-
onds give no measurable leakage error.
The clock used should be free from significant phase or
frequency jitter. Several suitable low-cost oscillators
are shown in Section 6.0 “Typical Applications”,
Typical Applications. The multiplexed output means
that if the display takes significant current from the logic
supply, the clock should have good PSRR.
6.5
The flip flop interrogates the data once every clock
pulse after the transients of the previous clock pulse
and half-clock pulse have died down. False zero cross-
ings caused by clock pulses are not recognized. Of
course, the flip flop delays the true zero crossing by up
to one count in every instance. If a correction were not
made, the display would always be one count too high.
Therefore, the counter is disabled for one clock pulse
at the beginning of the reference integrate (de-inte-
grate) phase. This one-count delay compensates for
the delay of the zero crossing flip flop and allows the
correct number to be latched into the display. Similarly,
a one-count delay at the beginning of auto zero gives
an overload display of 0000 instead of 0001. No delay
occurs during signal integrate, so that true ratiometric
readings result.
Zero Crossing Flip-Flop
DS21478C-page 13
TC835