LTC3588EDD-2#TRPBF Linear Technology, LTC3588EDD-2#TRPBF Datasheet - Page 7

no-image

LTC3588EDD-2#TRPBF

Manufacturer Part Number
LTC3588EDD-2#TRPBF
Description
IC ENERGY HARVESTING PSU 10DFN
Manufacturer
Linear Technology
Datasheet

Specifications of LTC3588EDD-2#TRPBF

Applications
Energy Harvesting
Current - Supply
950nA
Voltage - Supply
2.7 V ~ 20 V
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LTC3588EDD-2#TRPBFLTC3588EDD-2
Manufacturer:
LT
Quantity:
10 000
Company:
Part Number:
LTC3588EDD-2#TRPBFLTC3588EDD-2
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Company:
Part Number:
LTC3588EDD-2#TRPBF
Quantity:
2 500
Company:
Part Number:
LTC3588EDD-2#TRPBF
Quantity:
2 500
BLOCK DIAGRAM
PIN FUNCTIONS
PZ1 (Pin 1): Input connection for piezoelectric element or
other AC source (used in conjunction with PZ2).
PZ2 (Pin 2): Input connection for piezoelectric element or
other AC source (used in conjunction with PZ1).
CAP (Pin 3): Internal rail referenced to V
drive for buck PMOS switch. A 1μF capacitor should be
connected between CAP and V
for use as an external system rail.
V
pin serves as an energy reservoir and input supply for the
buck regulator. The V
maximum of 20V (typical).
SW (Pin 5): Switch Pin for the Buck Switching Regulator.
A 22μH or larger inductor should be connected from SW
to V
V
age and adjust it through internal feedback.
IN
OUT
(Pin 4): Rectifi ed Input Voltage. A capacitor on this
OUT
(Pin 6): Sense pin used to monitor the output volt-
.
IN
D1, D0
PZ1
PZ2
voltage is internally clamped to a
V
IN
8, 9
4
1
2
IN
. This pin is not intended
2
20V
IN
to serve as gate
UVLO
REFERENCE
BANDGAP
INTERNAL RAIL
GENERATION
V
for buck NMOS switch. Also serves as a logic high rail for
output voltage select bits D0 and D1. A 4.7μF capacitor
should be connected from V
intended for use as an external system rail.
D1 (Pin 8): Output Voltage Select Bit. D1 should be tied
high to V
Table 1).
D0 (Pin 9): Output Voltage Select Bit. D0 should be tied
high to V
Table 1).
PGOOD (Pin 10): Power good output is logic high when
V
referenced to the V
GND (Exposed Pad Pin 11): Ground. The Exposed Pad
should be connected to a continuous ground plane on the
second layer of the printed circuit board by several vias
directly under the LTC3588-2.
CONTROL
IN2
OUT
SLEEP
BUCK
(Pin 7): Internal low voltage rail to serve as gate drive
is above 92% of the target value. The logic high is
IN2
IN2
COMPARATOR
or low to GND to select desired V
or low to GND to select desired V
PGOOD
OUT
rail.
35882 BD
11
10
3
5
7
6
IN2
CAP
SW
V
GND
V
PGOOD
IN2
OUT
to GND. This pin is not
LTC3588-2
OUT
OUT
(see
(see
35882f
7

Related parts for LTC3588EDD-2#TRPBF