ADC128S102EVAL/NOPB National Semiconductor, ADC128S102EVAL/NOPB Datasheet
ADC128S102EVAL/NOPB
Specifications of ADC128S102EVAL/NOPB
Related parts for ADC128S102EVAL/NOPB
ADC128S102EVAL/NOPB Summary of contents
Page 1
... Operation over the extended industrial temperature range of −40°C to +105°C is guaranteed. Connection Diagram Ordering Information Order Code ADC128S102CIMT ADC128S102CIMTX ADC128S102EVAL SPI ™ trademark of Motorola, Inc. © 2011 National Semiconductor Corporation ADC128S102 Features ■ Eight input channels ■ Variable power management ■ Independent analog and digital supplies ■ ...
Page 2
Block Diagram Pin Descriptions and Equivalent Circuits Pin No. Symbol ANALOG I/O IN0 to IN7 DIGITAL I/O 16 SCLK 15 DOUT 14 DIN 1 CS POWER SUPPLY AGND 12 DGND ...
Page 3
... Absolute Maximum Ratings If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Analog Supply Voltage V A Digital Supply Voltage V D Voltage on Any Pin to GND Input Current at Any Pin (Note 3) Package Input Current(Note 3) Power Dissipation 25° ...
Page 4
Symbol Parameter THD Total Harmonic Distortion SFDR Spurious-Free Dynamic Range ENOB Effective Number of Bits ISO Channel-to-Channel Isolation Intermodulation Distortion, Second Order Terms IMD Intermodulation Distortion, Third Order Terms ANALOG INPUT CHARACTERISTICS V Input Range Leakage Current ...
Page 5
Symbol Parameter DIGITAL OUTPUT CHARACTERISTICS V Output High Voltage OH V Output Low Voltage Hi-Impedance Output Leakage Current V OZH OZL Hi-Impedance Output Capacitance C OUT (Note 7) Output Coding POWER SUPPLY CHARACTERISTICS ( ...
Page 6
ADC128S102 Timing Specifications The following specifications apply for V ksps to 1 MSPS, and C = 50pF. Boldface limits apply for T L Symbol Parameter t CS Hold Time after SCLK Rising Edge CSH CS Setup Time prior to SCLK ...
Page 7
Timing Diagrams FIGURE 1. ADC128S102 Operational Timing Diagram FIGURE 2. ADC128S102 Serial Timing Diagram FIGURE 3. SCLK and CS Timing Parameters 7 20136151 20136106 20136150 www.national.com ...
Page 8
Specification Definitions ACQUISITION TIME is the time required for the ADC to ac- quire the input voltage. During this time, the hold capacitor is charged by the input voltage. APERTURE DELAY is the time between the fourth falling edge of ...
Page 9
Typical Performance Characteristics unless otherwise stated. DNL INL DNL vs. Supply T = +25° MSPS SAMPLE 20136140 20136142 INL vs. Supply 20136121 MHz 40.2 kHz SCLK IN DNL 20136141 INL ...
Page 10
SNR vs. Supply ENOB vs. Supply INL vs. V with V D www.national.com 20136122 20136133 = 5 20136131 10 THD vs. Supply 20136132 DNL vs. V with 20136130 DNL vs. SCLK Duty ...
Page 11
INL vs. SCLK Duty Cycle 20136158 THD vs. SCLK Duty Cycle 20136164 DNL vs. SCLK 20136156 SNR vs. SCLK Duty Cycle ENOB vs. SCLK Duty Cycle INL vs. SCLK 11 20136161 20136152 20136159 www.national.com ...
Page 12
SNR vs. SCLK ENOB vs. SCLK INL vs. Temperature www.national.com 20136162 DNL vs. Temperature 20136153 SNR vs. Temperature 20136160 12 THD vs. SCLK 20136165 20136157 20136163 ...
Page 13
THD vs. Temperature 20136166 SNR vs. Input Frequency 20136123 ENOB vs. Input Frequency 20136125 ENOB vs. Temperature THD vs. Input Frequency Power Consumption vs. SCLK 13 20136154 20136124 20136144 www.national.com ...
Page 14
Functional Description The ADC128S102 is a successive-approximation analog-to- digital converter designed around a charge-redistribution dig- ital-to-analog converter. 1.1 ADC128S102 OPERATION Simplified schematics of the ADC128S102 in both track and hold operation are shown in Figure 4 tively. In Figure ...
Page 15
ADC automatically enters track mode and the falling edge seen as the first falling edge of SCLK. In the third condition, CS and SCLK go low simultaneously and the ADC enters track mode. While there ...
Page 16
Applications Information 2.1 TYPICAL APPLICATION CIRCUIT A typical application is shown in Figure digital supply pins are both powered in this example by the National LP2950 low-dropout voltage regulator. The analog supply is bypassed with a capacitor network located ...
Page 17
LAYOUT AND GROUNDING Capacitive coupling between the noisy digital circuitry and the sensitive analog circuitry can lead to poor performance. The ...
Page 18
Physical Dimensions www.national.com inches (millimeters) unless otherwise noted 16-Lead TSSOP Order Number ADC128S102CIMT, ADC128S102CIMTX NS Package Number MTC16 18 ...
Page 19
Notes 19 www.national.com ...
Page 20
... For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com Products Amplifiers www.national.com/amplifiers Audio www.national.com/audio Clock and Timing www.national.com/timing Data Converters www.national.com/adc Interface www.national.com/interface LVDS www.national.com/lvds Power Management www.national.com/power Switching Regulators www.national.com/switchers LDOs www.national.com/ldo LED Lighting www ...