IDT70V08 Integrated Device Technology, IDT70V08 Datasheet

no-image

IDT70V08

Manufacturer Part Number
IDT70V08
Description
64k X 8 3.3v Dual-port Ram
Manufacturer
Integrated Device Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT70V08L15PF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT70V08L15PF8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT70V08L15PFG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT70V08L20PF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT70V08L20PF8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT70V08S20PF
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT70V08S20PFI
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT70V08S25PF
Manufacturer:
IDT
Quantity:
12 388
©2004 Integrated Device Technology, Inc.
Features
◆ ◆ ◆ ◆ ◆
◆ ◆ ◆ ◆ ◆
◆ ◆ ◆ ◆ ◆
◆ ◆ ◆ ◆ ◆
Functional Block Diagram
NOTES:
1. BUSY is an input as a Slave (M/S-V
2. BUSY and INT are non-tri-state totem-pole outputs (push-pull).
True Dual-Ported memory cells which allow simultaneous
access of the same memory location
High-speed access
– Commercial: 15/20/25/35ns (max.)
– Industrial: 20ns (max.)
Low-power operation
– IDT70V08S
– IDT70V08L
Dual chip enables allow for depth expansion without
external logic
Active: 550mW (typ.)
Standby: 5mW (typ.)
Active: 550mW (typ.)
Standby: 1mW (typ.)
BUSY
I/O
SEM
INT
A
0-7L
A
15L
0L
L
L
L
(1,2)
(2)
R/W
CE
CE
OE
1L
0L
L
L
IL
Decoder
Address
) and an output when it is a Master (M/S-V
R/W
CE
CE
A
OE
A
15L
1L
0L
0L
L
L
HIGH-SPEED 3.3V
64K x 8 DUAL-PORT
STATIC RAM
Control
I/O
ARBITRATION
SEMAPHORE
INTERRUPT
MEMORY
ARRAY
LOGIC
64Kx8
70V08
M/S
IH
1
).
◆ ◆ ◆ ◆ ◆
◆ ◆ ◆ ◆ ◆
◆ ◆ ◆ ◆ ◆
◆ ◆ ◆ ◆ ◆
◆ ◆ ◆ ◆ ◆
◆ ◆ ◆ ◆ ◆
◆ ◆ ◆ ◆ ◆
◆ ◆ ◆ ◆ ◆
◆ ◆ ◆ ◆ ◆
(1)
more using the Master/Slave select when cascading more
than one device
M/S = V
M/S = V
Busy and Interrupt Flags
On-chip port arbitration logic
Full on-chip hardware support of semaphore signaling
between ports
Fully asynchronous operation from either port
LVTTL-compatible, single 3.3V (±0.3V) power supply
Available in a 100-pin TQFP
Industrial temperature range (–40°C to +85°C) is available
for selected speeds
IDT70V08 easily expands data bus width to 16 bits or
Control
I/O
IH
IL
for BUSY input on Slave
for BUSY output flag on Master,
Decoder
Address
A
A
CE
OE
R/W
CE
15R
0R
0R
1R
R
R
3740 drw 01
IDT70V08S/L
R/W
CE
CE
OE
MARCH 2004
0R
1R
R
R
I/O
BUSY
A
A
SEM
INT
15R
0R
0-7R
R
R
(2)
DSC-3740/6
R
(1,2)

Related parts for IDT70V08

IDT70V08 Summary of contents

Page 1

... Integrated Device Technology, Inc. HIGH-SPEED 3.3V 64K x 8 DUAL-PORT STATIC RAM ◆ ◆ ◆ ◆ ◆ IDT70V08 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device for BUSY output flag on Master, ◆ ◆ ◆ ◆ ◆ ...

Page 2

... IDT70V08S/L High-Speed 3.3.V 64K x 8 Dual-Port Static RAM Description The IDT70V08 is a high-speed 64K x 8 Dual-Port Static RAM. The IDT70V08 is designed to be used as a stand-alone 512K-bit Dual-Port RAM combination MASTER/SLAVE Dual-Port RAM for 16-bit- or-more word system. Using the IDT MASTER/SLAVE Dual-Port ...

Page 3

... IDT70V08S/L High-Speed 3.3V 64K x 8 Dual-Port Static RAM Absolute Maximum Ratings Symbol Rating (2) V Terminal Voltage TERM with Respect to GND T Temperature BIAS Under Bias T Storage STG Temperature I DC Output OUT Current NOTES: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device ...

Page 4

... IDT70V08S/L High-Speed 3.3.V 64K x 8 Dual-Port Static RAM Truth Table I – Chip Enable < 0. >V -0.2V CC (3) X NOTES: 1. Chip Enable references are shown above with the actual and ' CMOS standby requires ' either < 0.2V or >V Truth Table II – Non-Contention Read/Write Control ...

Page 5

... IDT70V08S/L High-Speed 3.3V 64K x 8 Dual-Port Static RAM DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range Symbol Parameter ( Input Leakage Current Output Leakage Current LO V Output Low Voltage OL V Output High Voltage OH NOTES: < 2.0V, input leakages are undefined. ...

Page 6

... IDT70V08S/L High-Speed 3.3.V 64K x 8 Dual-Port Static RAM DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range Symbol Parameter I Dynamic Operating Current DD (Both Ports Active) I Standby Current SB1 (Both Ports - TTL Level Inputs) I Standby Current SB2 (One Port - TTL Level Inputs) ...

Page 7

... IDT70V08S/L High-Speed 3.3V 64K x 8 Dual-Port Static RAM AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range Symbol READ CYCLE t Read Cycle Time RC t Address Access Time AA (3) t Chip Enable Access Time ACE t Output Enable Access Time AOE t Output Hold from Address Change ...

Page 8

... IDT70V08S/L High-Speed 3.3.V 64K x 8 Dual-Port Static RAM Waveform of Read Cycles ADDR ( R/W DATA OUT BUSY OUT NOTES: 1. Timing depends on which signal is asserted last CE. 2. Timing depends on which signal is de-asserted first CE or OE. delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no 3 ...

Page 9

... IDT70V08S/L High-Speed 3.3V 64K x 8 Dual-Port Static RAM AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Symbol WRITE CYCLE t Write Cycle Time WC (3) t Chip Enable to End-of-Write EW t Address Valid to End-of-Write AW (3) t Address Set-up Time AS t Write Pulse Width WP t Write Recovery Time ...

Page 10

... IDT70V08S/L High-Speed 3.3.V 64K x 8 Dual-Port Static RAM Timing Waveform of Write Cycle No. 1, R/W Controlled Timing ADDRESS OE (9,10 SEM ( R/W DATA OUT DATA IN Timing Waveform of Write Cycle No Controlled Timing ADDRESS CE or SEM (9,10) ( R/W DATA IN NOTES must be HIGH during all address transitions. ...

Page 11

... IDT70V08S/L High-Speed 3.3V 64K x 8 Dual-Port Static RAM Timing Waveform of Semaphore Read after Write Timing, Either Side VALID ADDRESS t AW SEM I R/W OE NOTES for the duration of the above timing (both write and read cycle) (Refer to Chip Enable Truth Table). ...

Page 12

... IDT70V08S/L High-Speed 3.3.V 64K x 8 Dual-Port Static RAM AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range Symbol BUSY TIMING (M/S BUSY Access Time from Address Match t BAA BUSY Disable Time from Address Not Matched t BDA BUSY Access Time from Chip Enable Low ...

Page 13

... IDT70V08S/L High-Speed 3.3V 64K x 8 Dual-Port Static RAM Timing Waveform of Write with Port-to-Port Read and BUSY (M ADDR "A" R/W "A" DATA IN "A" (1) t APS ADDR "B" BUSY "B" DATA OUT "B" NOTES ensure that the earlier of the two ports wins ...

Page 14

... IDT70V08S/L High-Speed 3.3.V 64K x 8 Dual-Port Static RAM Waveform of BUSY Arbitration Controlled by CE Timing (M ADDR "A" and "B" CE "A" (2) t APS CE "B" BUSY "B" Waveform of BUSY Arbitration Cycle Controlled by Address Match Timing (M (1) IH ADDR "A" t APS ADDR " ...

Page 15

... IDT70V08S/L High-Speed 3.3V 64K x 8 Dual-Port Static RAM AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range Symbol INTERRUPT TIMING t Address Set-up Time AS t Write Recovery Time WR t Interrupt Set Time INS t Interrupt Reset Time INR Symbol INTERRUPT TIMING t Address Set-up Time ...

Page 16

... IDT70V08S/L High-Speed 3.3.V 64K x 8 Dual-Port Static RAM Waveform of Interrupt Timing ADDR "A" CE "A" R/W "A" INT "B" ADDR "B" CE "B" OE "B" INT "B" NOTES: 1. All timing is the same for left and right ports. Port “A” may be either the left or right port. Port “B” is the port opposite from port “A”. ...

Page 17

... NOTES: 1. Pins BUSY and BUSY are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSY outputs on the IDT70V08 are push pull, not open drain outputs. On slaves the BUSY input internally inhibits writes. 2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address and is not met, either BUSY enable inputs of this port ...

Page 18

... BUSY signal as a write inhibit signal. Thus on the IDT70V08 RAM the BUSY pin is an output if the part is used and the BUSY pin is an input if the part used master (M/S pin = V ...

Page 19

... The eight semaphore flags reside within the IDT70V08 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip ...

Page 20

... IDT70V08S/L High-Speed 3.3.V 64K x 8 Dual-Port Static RAM Ordering Information IDT XXXXX A 999 Device Power Speed Type NOTE: 1. Industrial temperature range is available. For other speeds, packages and powers contact your sales office. Datasheet Document History: 3/15/99: Initiated datasheet document history Converted to new format ...

Related keywords