IDT72285 Integrated Device Technology, IDT72285 Datasheet

no-image

IDT72285

Manufacturer Part Number
IDT72285
Description
64k X 18 Supersync Fifo, 5.0v
Manufacturer
Integrated Device Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT72285L10PF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72285L10PF8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72285L10PFG
Manufacturer:
M/A-COM
Quantity:
1 450
Part Number:
IDT72285L10PFG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72285L10TF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72285L10TF8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
FEATURES:
• • • • •
• • • • •
• • • • •
• • • • •
• • • • •
• • • • •
• • • • •
• • • • •
• • • • •
• • • • •
• • • • •
• • • • •
• • • • •
• • • • •
FUNCTIONAL BLOCK DIAGRAM
IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. The SuperSync FIFO is a trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
Choose among the following memory organizations:
Pin-compatible with the IDT72255LA/72265LA SuperSync FIFOs
10ns read/write cycle time (6.5ns access time)
Fixed, low first word data latency time
Auto power down minimizes standby power consumption
Master Reset clears entire FIFO
Partial Reset clears data, but retains programmable
settings
Retransmit operation with fixed, low first word data
latency time
Empty, Full and Half-Full flags signal FIFO status
Programmable Almost-Empty and Almost-Full flags, each flag
can default to one of two preselected offsets
Program partial flags by either serial or parallel means
Select IDT Standard timing (using EF and FF flags) or First
Word Fall Through timing (using OR and IR flags)
Output enable puts data outputs into high impedance state
Easily expandable in depth and width
2003
IDT72275 — 32,768 x 18
IDT72285 — 65,536 x 18
Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
MRS
PRS
WRITE CONTROL
WRITE POINTER
WEN
RESET
LOGIC
LOGIC
WCLK
CMOS SuperSync FIFO™
32,768 x 18
65,536 x 18
OE
OUTPUT REGISTER
INPUT REGISTER
RAM ARRAY
32,768 x 18
65,536 x 18
D
Q
0
0
-D
-Q
17
17
1
• • • • •
• • • • •
• • • • •
• • • • •
• • • • •
• • • • •
• • • • •
DESCRIPTION:
First-Out (FIFO) memories with clocked read and write controls. These FIFOs
offer numerous improvements over previous SuperSync FIFOs, including the
following:
Independent Read and Write Clocks (permit reading and writing
simultaneously)
Available in the 64-pin Thin Quad Flat Pack (TQFP) and the 64-
pin Slim Thin Quad Flat Pack (STQFP)
High-performance submicron CMOS technology
Industrial temperature range (-40° ° ° ° ° C to +85° ° ° ° ° C) is available
The limitation of the frequency of one clock input with respect to the other has
been removed. The Frequency Select pin (FS) has been removed, thus
it is no longer necessary to select which of the two clock inputs, RCLK or
WCLK, is running at the higher frequency.
The period required by the retransmit operation is now fixed and short.
The first word data latency period, from the time the first word is written to an
empty FIFO to the time it can be read, is now fixed and short. (The variable
clock cycle counting delay associated with the latency period found on
previous SuperSync devices has been eliminated on this SuperSync family.)
The IDT72275/72285 are exceptionally deep, high speed, CMOS First-In-
OFFSET REGISTER
READ POINTER
LOGIC
CONTROL
FLAG
LOGIC
READ
LD
SEN
RCLK
REN
4674 drw 01
FF/IR
PAF
EF/OR
PAE
HF
RT
FWFT/SI
FEBRUARY 2003
IDT72275
IDT72285
DSC-4674/4

Related parts for IDT72285

IDT72285 Summary of contents

Page 1

... FEATURES: • • • • • Choose among the following memory organizations: IDT72275 — 32,768 x 18 IDT72285 — 65,536 x 18 • • • • • Pin-compatible with the IDT72255LA/72265LA SuperSync FIFOs • • • • • 10ns read/write cycle time (6.5ns access time) • ...

Page 2

IDT72275/72285 CMOS SuperSync FIFO™ 32,768 x 18 and 65,536 x 18 DESCRIPTION (CONTINUED) SuperSync FIFOs are particularly appropriate for network, video, telecom- munications, data communications and other applications that need to buffer large amounts of data. The input port is ...

Page 3

IDT72275/72285 CMOS SuperSync FIFO™ 32,768 x 18 and 65,536 x 18 DESCRIPTION (CONTINUED) PAE and PAF can be programmed independently to switch at any point in memory. (See Table I and Table II.) Programmable offsets determine the flag switching threshold ...

Page 4

IDT72275/72285 CMOS SuperSync FIFO™ 32,768 x 18 and 65,536 x 18 PIN DESCRIPTION Symbol Name D –D Data Inputs 0 17 MRS Master Reset PRS Partial Reset RT Retransmit FWFT/SI First Word Fall Through/Serial In WCLK Write Clock WEN Write ...

Page 5

... Input High Voltage (Com’l & Ind’l) 2.0 — Input Low Voltage (Com’l & Ind’l) — — Operating Temperature 0 — Commercial  Operating Temperature -40 Industrial IDT72275 IDT72285 Commercial & Industrial ( 10, 15 CLK Min. Max. –1 1 –10 10 2.4 — — 0.4 — ...

Page 6

... GND to 3.0V 3ns 1.5V 1.5V See Figure 2 6 COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES Commercial & Industrial (2) IDT72275L15 IDT72275L20 IDT72285L15 IDT72285L20 Min. Max. Min. — 66.7 — — — — — — — ...

Page 7

... FIFO will cause the PAF to go LOW. Again reads are performed, the PAF will go LOW after (32,769-m) writes for the IDT72275 and (65,537-m) writes for the IDT72285, where m is the full offset value. The default setting for this value is stated in the footnote of Table 2. ...

Page 8

... COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES FF PAF IDT72285 ( (2) to 65,535 H L 65,536 PAF IDT72285 ( ( 65,537 PAE ...

Page 9

... COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES IDT72285 (65,536 x 18  BIT EMPTY OFFSET REGISTER DEFAULT VALUE 007FH LOW at Master Reset, 03FFH HIGH at Master Reset 16 15 FULL OFFSET REGISTER DEFAULT VALUE 007FH LOW at Master Reset, ...

Page 10

... words should have been written into the FIFO between Reset (Master or Partial) and the time of Retransmit setup 32,768 for the IDT72275 and D = 65,536 for the IDT72285. In FWFT mode 32,769 for the IDT72275 and D= 65,537 for the IDT72285. If IDT Standard mode is selected, the FIFO will mark the beginning of the Retransmit setup by setting EF LOW ...

Page 11

IDT72275/72285 CMOS SuperSync FIFO™ 32,768 x 18 and 65,536 x 18 SIGNAL DESCRIPTION INPUTS: DATA Data inputs for 18-bit wide data. CONTROLS: MASTER RESET (MRS) A Master Reset is accomplished whenever the MRS ...

Page 12

... IR goes HIGH, inhibiting further write operations reads are performed after a reset (either MRS or PRS), IR will go HIGH after D writes to the FIFO (D = 32,769 for the IDT72275 and 65,537 for the IDT72285) See Figure 9, Write Timing (FWFT Mode), for the relevant timing information. ...

Page 13

... IDT72275/72285 CMOS SuperSync FIFO™ 32,768 x 18 and 65,536 x 18 (65,536-m) writes for the IDT72285. The offset “m” is the full offset value. The default setting for this value is stated in the footnote of Table 1. In FWFT mode, the PAF will go LOW after (32,769-m) writes for the IDT72275 and (65,537-m) writes for the IDT72285, where m is the full offset value ...

Page 14

IDT72275/72285 CMOS SuperSync FIFO™ 32,768 x 18 and 65,536 x 18 MRS REN WEN t FWFT FWFT/ SEN EF/OR FF/IR PAE PAF RSS RSR t t RSS RSR ...

Page 15

IDT72275/72285 CMOS SuperSync FIFO™ 32,768 x 18 and 65,536 x 18 PRS REN WEN RT SEN EF/OR FF/IR PAE PAF RSS t RSS t RSS t RSS If FWFT = HIGH, ...

Page 16

IDT72275/72285 CMOS SuperSync FIFO™ 32,768 x 18 and 65,536 WRITE WCLK 1 (1) t SKEW1 WEN RCLK t t ENS ENH REN DATA IN ...

Page 17

IDT72275/72285 CMOS SuperSync FIFO™ 32,768 x 18 and 65,536 x 18 COMMERCIAL AND INDUSTRIAL 17 TEMPERATURE RANGES ...

Page 18

IDT72275/72285 CMOS SuperSync FIFO™ 32,768 x 18 and 65,536 x 18 COMMERCIAL AND INDUSTRIAL 18 TEMPERATURE RANGES ...

Page 19

... FIFO after Master Reset more than may be written to the FIFO between Reset (Master or Partial) and Retransmit setup. Therefore, FF will be HIGH throughout the Retransmit setup procedure 32,768 for IDT72275 and 65,536 for IDT72285 goes HIGH RCLK cycle + t REF ...

Page 20

... OR goes LOW RCLK cycles + t REF WCLK t ENS SEN t LDS BIT 0 SI NOTE for the IDT72275 and for the IDT72285. Figure 13. Serial Loading of Programmable Flag Registers (IDT Standard and FWFT Modes x+1 t SKEW2 ENH t REF t ...

Page 21

... PAF offset . maximum FIFO depth. In IDT Standard mode 32,768 for the IDT72275 and 65,536 for the IDT72285. In FWFT mode 32,769 for the IDT72275 and 65,537 for the IDT72285. is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that PAF will go HIGH (after one WCLK cycle plus t 3 ...

Page 22

... REN NOTES: 1. For IDT Standard mode maximum FIFO depth 32,768 for the IDT72275 and 65,536 for the IDT72285. 2. For FWFT mode maximum FIFO depth 32,769 for the IDT72275 and 65,537 for the IDT72285. Figure 18. Half-Full Flag Timing (IDT Standard and FWFT Modes) ...

Page 23

IDT72275/72285 CMOS SuperSync FIFO™ 32,768 x 18 and 65,536 x 18 OPTIONAL CONFIGURATIONS WIDTH EXPANSION CONFIGURATION Word width may be increased simply by connecting together the control signals of multiple devices. Status flags can be detected from any one device. ...

Page 24

... DEPTH EXPANSION CONFIGURATION (FWFT MODE ONLY) The IDT72275 can easily be adapted to applications requiring depths greater than 32,768 and 65,536 for the IDT72285 with an 18-bit bus width. In FWFT mode, the FIFOs can be connected in series (the data outputs of one FIFO connected to the data inputs of the next) with no external logic necessary. The resulting configuration provides a total depth equivalent to the sum of the depths associated with each single FIFO ...

Page 25

ORDERING INFORMATION IDT XXXXX X XX Device Type Power Speed NOTE: 1. Industrial temperature range product for 15ns and 20ns speed grade are available as a standard device. DATASHEET DOCUMENT HISTORY 04/24/2001 pgs and 25. 02/18/2003 pg. ...

Related keywords