PIC16F72-I/ML Microchip Technology, PIC16F72-I/ML Datasheet - Page 378

• Manufacturer Part Number: PIC16F72-I/ML
• Description: IC PIC MCU FLASH 2KX14 28-QFN
• Manufacturer: Microchip Technology
• Series: PIC® 16Fr

Specifications of PIC16F72-I/ML

• Core Size: 8-Bit
• Program Memory Size: 3.5KB (2K x 14)
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Core Processor: PIC
• Speed: 20MHz
• Connectivity: I²C, SPI
• Number Of I /o: 22
• Program Memory Type: FLASH
• Ram Size: 128 x 8
• Voltage - Supply (vcc/vdd): 4 V ~ 5.5 V
• Data Converters: A/D 5x8b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 28-VQFN Exposed Pad, 28-HVQFN, 28-SQFN, 28-DHVQFN
• Controller Family/series: PIC16F
• No. Of I/o's: 22
• Ram Memory Size: 128Byte
• Cpu Speed: 20MHz
• No. Of Timers: 3
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: XLT28QFN4 - SOCKET TRANS ICE 28QFN W/CABLEAC164322 - MODULE SOCKET MPLAB PM3 28/44QFN
• Eeprom Size: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: PIC16F72-I/MLR; PIC16F72-I/MLR

PICmicro MID-RANGE MCU FAMILY
20.6
20.7
DS31020A-page 20-8
Comparator Response Time
Comparator Outputs
Response time is the minimum time, after selecting a new reference voltage or input source,
before the comparator output is guaranteed to have a valid level. If the internal reference is
changed, the maximum settling time of the internal voltage reference must be considered when
using the comparator outputs. Otherwise the maximum response time of the comparators should
be used.
The comparator outputs are read through the CMCON register. These bits are read only. The
comparator outputs may also be directly output to the I/O pins. When CM2:CM0 = 110, multiplex-
ors in the output path of the I/O pins will switch and the output of each pin will be the unsynchro-
nized output of the comparator. The uncertainty of each of the comparators is related to the input
offset voltage and the response time given in the specifications.
ator output block diagram.
The TRIS bits will still function as the output enable/disable for the I/O pins while in this mode.
Figure 20-3: Comparator Output Block Diagram
Note 1: When reading the Port register, all pins configured as analog inputs will read as a
Note 2: Analog levels on any pin that is defined as a digital input may cause the input buffer
‘0’. Pins configured as digital inputs will convert an analog input according to the
Schmitt Trigger input specification.
to consume more current than is specified.
To I/O pin
Set
CMIF
bit
Bus
Data
RD CMCON
From
Other
Comparator
Q
Q
EN
D
CL
EN
D
RESET
Figure 20-3
RD CMCON
1997 Microchip Technology Inc.
MULTIPLEX
Port Pins
+
shows the compar-
-