DSPIC30F1010-30I/SO Microchip Technology, DSPIC30F1010-30I/SO Datasheet - Page 5

• Manufacturer Part Number: DSPIC30F1010-30I/SO
• Description: IC DSPIC MCU/DSP 6K 28SOIC
• Manufacturer: Microchip Technology
• Series: dsPIC™ 30Fr

Specifications of DSPIC30F1010-30I/SO

• Core Processor: dsPIC
• Core Size: 16-Bit
• Speed: 30 MIPs
• Connectivity: I²C, IrDA, LIN, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 21
• Program Memory Size: 6KB (2K x 24)
• Program Memory Type: FLASH
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Data Converters: A/D 6x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 28-SOIC (7.5mm Width)
• Data Bus Width: 16 bit
• Processor Series: DSPIC30F
• Core: dsPIC
• 3rd Party Development Tools: 52713-733, 52714-737, 53276-922, EWDSPIC
• Development Tools By Supplier: PG164130, DV164035, DV244005, DV164005, PG164120, DM240002, DM300023, DM330011
• Package: 28SOIC W
• Device Core: dsPIC
• Family Name: dsPIC30
• Maximum Speed: 30 MHz
• Operating Supply Voltage: 3.3|5 V
• Number Of Programmable I/os: 21
• Interface Type: I2C/SPI/UART
• On-chip Adc: 6-chx10-bit
• Number Of Timers: 2
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: DM300023 - KIT DEMO DSPICDEM SMPS BUCKDV164005 - KIT ICD2 SIMPLE SUIT W/USB CABLE
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

5. Module: ADC Interrupts
6. Module: ADC Module: Shared Sample
© 2008 Microchip Technology Inc.
The dsPIC30F1010/202X data sheet specifies that
each ADC pin pair has its own interrupt vector.
These
dsPIC30F1010/202X Rev. A1 devices.
Work around
Each ADC pin pair can be configured to initiate a
global ADC interrupt by setting the corresponding
IRQENx bit in the ADCPCx register. The ADBASE
register can be used to create a jump table in the
global ADC interrupt which will execute the
appropriate ADC service routine for a particular
ADC pin pair. There is an ADBASE register code
example in the dsPIC30F1010/202X data sheet
which illustrates using the ADBASE register in this
way.
The ADC inputs that do not have a dedicated
sample and hold circuit will yield inaccurate
conversion results unless the work around is
implemented. The channels included are AN1,
AN3, AN5, AN7, AN8, AN9, AN10 and AN11
(depending on package). This applies to AN4 and
AN6, and to the dsPIC30F1010.
Work around
In the ADCON register, configure the ADC with
Order = 0 and SEQSAMP = 1. This configuration
allows for accurate conversion of the analog
channels which use the shared sample and hold
circuit. The exception to this is the RB7 pin and all
multiplexed functions (see Module 8).
interrupts
and Hold Circuit
do
not
work
on
the
7. Module: ADC Module: Global Software
dsPIC30F1010/202X
In order to perform multiple analog-to-digital
conversions using the global software trigger, the
PxRDY bits in the ADSTAT register must be
cleared. The data sheet indicates that the user can
configure the ADC pin pairs to perform a
conversion when the GSWTRG bit in the ADCON
register is set. When the conversion is available,
the user must then clear the GSWTRG bit and set
it again to perform another conversion. Contrary to
what the data sheet indicates, this will not initiate
another conversion unless the PxRDY bits are
cleared. Clearing the PxRDY bits automatically
clears the GSWTRG bit.
This only applies to a polling based approach. If an
interrupt based approach is used, the user is
required to clear the PxRDY bits in the ADC
Interrupt Service Routine (ISR).
Work around
To manually trigger ADC conversions using the
global software trigger (polling based only), follow
the sequence given below:
1. Set the GSWTRG bit in ADCON to initiate a
2. Check the PxRDY bits to determine when the
3. Clear the PxRDY bits. The GSWTRG bit will be
4. Repeat steps 1 to 3 to perform additional
Alternatively, the individual software trigger can be
selected by setting the TRGSRCx<5:0> bits in the
ADCPCx register equal to 0x01. Instead of using
the global software trigger, the individual software
trigger (ADCPCx<SWTRGx>) bits can be used to
trigger a conversion on a given analog pin pair. In
a bit polling approach, the PENDx in the ADCPCx
register should be used to determine when a
conversion is completed. In an interrupt based
approach, the PxRDY bits get set when the
conversion is complete. This bit must be cleared in
the ADC Interrupt Service Routine in order to
enable future interrupts.
conversion on channels which have the trigger
source as the global software trigger (via the
TRGSRCx<5:0> bits in the ADCPCx
registers).
conversion(s) is completed.
cleared as a result of this operation.
conversions.
Trigger
DS80290J-page 5