MCF53012CQT240 Freescale Semiconductor, MCF53012CQT240 Datasheet - Page 36

• Manufacturer Part Number: MCF53012CQT240
• Description: MCU 32BIT COLDFIRE EMAC 208LQFP
• Manufacturer: Freescale Semiconductor
• Series: MCF5301xr

Specifications of MCF53012CQT240

• Core Processor: Coldfire V3
• Core Size: 32-Bit
• Speed: 240MHz
• Connectivity: EBI/EMI, Ethernet, I²C, MMC, SPI, SSI, UART/USART, USB OTG
• Peripherals: DMA, PWM, WDT
• Number Of I /o: 61
• Program Memory Size: 16KB (16K x 8)
• Program Memory Type: Cache
• Ram Size: 128K x 8
• Voltage - Supply (vcc/vdd): 1.08 V ~ 3.6 V
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 208-LQFP
• Processor Series: MCF5301x
• Core: ColdFire V3
• Data Bus Width: 32 bit
• Data Ram Size: 128 KB
• Interface Type: UART, I2C, SPI, SSI, Ethernet
• Maximum Clock Frequency: 20 MHz to 400 MHz
• Number Of Programmable I/os: 61
• Number Of Timers: 8
• Operating Supply Voltage: 3.6 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: JLINK-CF-BDM26, EWCF
• Development Tools By Supplier: M53015EVB, M53017KIT, M53017MOD
• Minimum Operating Temperature: - 40 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Data Converters: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

Preliminary Electrical Characteristics
Table 20
Figure 22
36
I2C_SDA
I2C_SCL
1
2
3
lists specifications for the I
Num
shows timing for the values in
Output numbers depend on the value programmed into the IFDR; an IFDR programmed with the maximum
frequency (IFDR = 0x20) results in minimum output timings as shown in
designed to scale the actual data transition time to move it to the middle of the SCL low period. The actual
position is affected by the prescale and division values programmed into the IFDR; however, the numbers
given in
Because I2C_SCL and I2C_SDA are open-collector-type outputs, which the processor can only actively
drive low, the time I2C_SCL or I2C_SDA take to reach a high level depends on external signal capacitance
and pull-up resistor values.
Specified at a nominal 50-pF load.
I3
I4
I5
I6
I7
I8
I9
I2
I1
1
1
2
1
3
1
1
1
1
Num
I5
I6
I7
I8
I9
Start condition hold time
Clock low period
I2C_SCL/I2C_SDA rise time (V
Data hold time
I2C_SCL/I2C_SDA fall time (V
Clock high time
Data setup time
Start condition setup time (for repeated start condition only)
Stop condition setup time
Table 19. I
Table 20
I1
I2C_SCL/I2C_SDA fall time (V
Clock high time
Data setup time
Start condition setup time (for repeated start condition only)
Stop condition setup time
Table 20. I
are minimum values.
2
C Input Timing Specifications between SCL and SDA (continued)
I2
2
2
C output timing parameters shown in
C Output Timing Specifications between SCL and SDA
Preliminary—Subject to Change Without Notice
Table 20
Characteristic
Figure 22. I
Characteristic
I4
MCF5301x Data Sheet, Rev. 5
IH
IL
and
= 2.4 V to V
= 0.5 V to V
IH
I6
= 2.4 V to V
Table
2
C Input/Output Timings
19.
IL
I7
IH
= 0.5 V)
= 2.4 V)
IL
= 0.5 V)
Figure
I8
22.
Table
Min
I5
10
10
20
10
—
—
Min
6
7
2
—
4
0
2
2
20. The I
I3
Max
Max
—
—
—
—
1
—
—
—
—
—
—
—
—
3
2
C interface is
Freescale Semiconductor
Units
t
t
t
ms
ns
cyc
cyc
cyc
Units
I9
t
t
t
t
t
t
t
µs
ns
cyc
cyc
cyc
cyc
cyc
cyc
cyc