EP9301-CQZ Cirrus Logic Inc, EP9301-CQZ Datasheet - Page 563

IC ARM9 SOC PROCESSOR 208LQFP

EP9301-CQZ

Manufacturer Part Number
EP9301-CQZ
Description
IC ARM9 SOC PROCESSOR 208LQFP
Manufacturer
Cirrus Logic Inc
Series
EP9r
Datasheets

Specifications of EP9301-CQZ

Core Size
16/32-Bit
Peripherals
AC'97, DMA, I&sup2:S, LED, MaverickKey, POR, PWM, WDT
Core Processor
ARM9
Speed
166MHz
Connectivity
EBI/EMI, Ethernet, I²C, IrDA, SPI, UART/USART, USB
Number Of I /o
19
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
1.65 V ~ 3.6 V
Data Converters
A/D 5x12b
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
208-TQFP, 208-VQFP
Controller Family/series
(ARM9)
No. Of I/o's
19
Ram Memory Size
16MB
Cpu Speed
166MHz
No. Of Timers
4
Digital Ic Case Style
TQFP
Embedded Interface Type
SPI
Rohs Compliant
Yes
Processor Series
EP93xx
Core
ARM920T
Data Bus Width
32 bit
3rd Party Development Tools
MDK-ARM, RL-ARM, ULINK2
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
 Details
Other names
598-1136

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP9301-CQZ
Manufacturer:
CIRRUS
Quantity:
3 390
Part Number:
EP9301-CQZ
Quantity:
1
Part Number:
EP9301-CQZ
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
EP9301-CQZ
Manufacturer:
CIRRUSLOGIC
Quantity:
20 000
Part Number:
EP9301-CQZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
DS785UM1
15.2.4 Enabling Infrared (Ir) Modes
15.3.1 Clocking Requirements
15.3 UART2 Package Dependency
UART2 uses package pins RXD1 and TXD1. Pin RXD1 drives both the UART2 UART input
and the UART2 SIR input.
However, Syscon register DeviceCfg[28] (IonU2) controls what drives pin TXD1. See
Table
Therefore, to use any IrDA mode, FIR, MIR or SIR, set IonU2. To use UART2 as a UART,
clear IonU2.
There are two clocks, PCLK and UARTCLK.
UARTCLK frequency must accommodate the desired range of baud rates:
The frequency of UARTCLK must also be within the required error limits for all baud rates to
be used.
To allow sufficient time to write the received data to the receive FIFO, UARTCLK must be less
than or equal to four times the frequency of PCLK:
Disabled
UART2
15-2.
Mode
MIR
SIR
FIR
IonU2
0
1
DeviceCfg Register
U2EN
Fuartclk(min) >= 32 x baud_rate(max)
Fuartclk(max) <= 32 x 65,536 x baud_rate(min)
0
1
1
x
x
IonU2
Table 15-1. UART2 / IrDA Modes
Table 15-2. IonU2 Pin Function
UART2 UART is the output signal
Logical OR of IrDA output signal and UART2 SIR output signal
Copyright 2007 Cirrus Logic
0
1
1
1
x
SirEn
UART2Ctrl Register
0
0
1
0
0
Pin TXD1 Function
UARTE
0
1
1
0
0
IrEnable Register
EN[1]
0
0
0
1
1
EP93xx User’s Guide
EN[0]
0
0
1
0
1
UART2
15-5
15

Related parts for EP9301-CQZ