HD64F7047F50V Renesas Electronics America, HD64F7047F50V Datasheet - Page 429

IC H8 MCU FLASH 256K 100TQFP

HD64F7047F50V

Manufacturer Part Number
HD64F7047F50V
Description
IC H8 MCU FLASH 256K 100TQFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7047r
Datasheets

Specifications of HD64F7047F50V

Core Processor
SH-2
Core Size
32-Bit
Speed
50MHz
Connectivity
CAN, SCI
Peripherals
POR, PWM, WDT
Number Of I /o
53
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 16x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
100-TQFP, 100-VQFP
Package
100PQFP
Family Name
SuperH
Maximum Speed
50 MHz
Operating Supply Voltage
5 V
Data Bus Width
32 Bit
Number Of Programmable I/os
53
Interface Type
CAN/SCI
On-chip Adc
16-chx10-bit
Number Of Timers
7
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F7047F50V
Manufacturer:
PANJIT
Quantity:
30 000
Part Number:
HD64F7047F50V
Manufacturer:
RENESAS
Quantity:
386
Part Number:
HD64F7047F50V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F7047F50V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD64F7047F50V
Quantity:
2 070
7.2
Contention occurs in four cases. When it occurs, the slot splits and requires at least two cycles.
1. Contention between instruction fetch (IF) and memory access (MA)
2. Contention when the previous instruction’s destination register is used
3. Multiplier access contention
4. Contention between memory stores (MA) and either DSP operations or memory loads
7.2.1
Basic Operation when IF and MA Are in Contention (Common): The IF and MA stages both
access memory, so they cannot operate simultaneously. When the IF and MA stages both try to
access memory within the same slot, the slot splits as shown in figure 7.6. When there is a WB, it
is executed immediately after the MA ends.
(WB/DSP)
Instruction 1
Instruction 2
Instruction 3
Instruction 4
Instruction 5
Instruction 1
Instruction 2
Instruction 3
Instruction 4
Instruction 5
Contention
Contention between Instruction Fetch (IF) and Memory Access (MA)
When MA and IF are in contention, the following occurs:
Figure 7.6 Operation when IF and MA Are in Contention
IF
IF
A
A
ID
ID
IF
IF
B
B
EX
EX
ID
ID
IF
IF
C
C
MA
MA
EX
ID
IF
D
D
W/D
W/D
MA
EX
EX
ID
ID
IF
IF
E
W/D
MA
EX
ID
F
E
W/D
EX
EX
Rev. 5.00 Jun 30, 2004 page 413 of 512
ID
G
IF
MA of instruction 1 and IF of
instruction 4 contend at D
MA of instruction 2 and IF of
instruction 5 contend at E
EX
ID
F
EX
Section 7 Pipeline Operation
G
REJ09B0171-0500O
: Slot
: Slot
Split at D
Split at E

Related parts for HD64F7047F50V