PIC18F4510-E/ML Microchip Technology, PIC18F4510-E/ML Datasheet
![IC MCU FLASH 16KX16 44QFN](/photos/6/81/68122/150-44-qfn_sml.jpg)
PIC18F4510-E/ML
Specifications of PIC18F4510-E/ML
Related parts for PIC18F4510-E/ML
PIC18F4510-E/ML Summary of contents
Page 1
... Device/Revision IDs: Part Number Device ID PIC18F2410 0001 0001 011 PIC18F2510 0001 0001 001 PIC18F4410 0001 0000 111 PIC18F4510 0001 0000 101 The Device IDs (DEVID1 and DEVID2) are located at addresses 3FFFFEh:3FFFFFh in configuration space. They are shown in binary in the format “DEVID2 DEVID1”. 2 ...
Page 2
... Configure the auto-shutdown for software restart by clearing the PRSEN bit (PWM1CON<7>). The PWM can be re-enabled by clearing the ECCPASE bit (ECCP1AS<7>) after the shutdown condition expires. Date Codes that pertain to this issue: All engineering and production devices. © 2007 Microchip Technology Inc. ...
Page 3
... Work around None. Date Codes that pertain to this issue: All engineering and production devices. © 2007 Microchip Technology Inc. PIC18F2410/2510/4410/4510 8. Module: ECCP and CCP The CCP1 and CCP2 configured for PWM mode, with 1:1 Timer2 prescaler and duty cycle set to the period minus 1, may result in the PWM output(s) remaining at a logic low level ...
Page 4
... To achieve the same timer Reset period on the PIC18F4510 family as the PIC18F452 family for a given clock source, add 1 to the value in CCPR1H:CCPR1L. CCPR1H:CCPR1L = x for the PIC18F452, to achieve the same Reset period on the PIC18F4510 family, use CCPR1H:CCPR1L = where the ® ICE prescale depending on the T1CKPS1:T1CKPS0 bit values ...
Page 5
... TMRT is set and prior to writing subsequent bytes into TXREG. Date Codes that pertain to this issue: All engineering and production devices. © 2007 Microchip Technology Inc. PIC18F2410/2510/4410/4510 17. Module: Timer1/Timer3 When Timer1 or Timer3 is configured for the external clock source and the CCPxCON register ...
Page 6
... Example 2 can be used. This example overwrites the Fast Return register by making a dummy call to Foo with the fast option in the high priority service routine. Date Codes that pertain to this issue: All engineering and production devices. © 2007 Microchip Technology Inc. ...
Page 7
... Microchip Technology Inc. PIC18F2410/2510/4410/4510 directive instructs the compiler to not use the RETFIE FAST instruction. If the proper high priority interrupt bit is set in the IPRx register, then the interrupt is treated as high priority in spite of the pragma interruptlow directive. ...
Page 8
... EUSART transmits a shorter than expected clock on the CK pin for bit 0. Work around None. Date Codes that pertain to this issue: All engineering and production devices. Units Conditions LSb and V - REF REF REF LSb and V REF SS DD © 2007 Microchip Technology Inc. ...
Page 9
... C slave must clear the SSPOV bit after each event to maintain normal operation. Date Codes that pertain to this issue: All engineering and production devices. © 2007 Microchip Technology Inc. PIC18F2410/2510/4410/4510 28. Module: MSSP Master mode, the BRG value of ‘0’ may not work correctly. ...
Page 10
... MOVWF RXDATA ;Save in user RAM MOVF TXDATA TXDATA BCF T2CON, TMR2ON ;Timer2 off CLRF TMR2 ;Clear Timer2 MOVWF SSPBUF ;Xmit New data BSF T2CON, TMR2ON ;Timer2 on Date Codes that pertain to this issue: All engineering and production devices. © 2007 Microchip Technology Inc ...
Page 11
... TXREG. Do not load the TXREG when the timer is about to overflow. Date Codes that pertain to this issue: All engineering and production devices. © 2007 Microchip Technology Inc. PIC18F2410/2510/4410/4510 34. Module: EUSART In 9-Bit Asynchronous Full-Duplex Receive mode, the received data may be corrupted if the TX9D bit (TXSTA< ...
Page 12
... While keeping the LAT bits clear, configure SCL and SDA as inputs by setting their TRIS bits. Once this is done, use the SSPCON1 and SSPCON2 registers to configure the proper I mode as before. Date Codes that pertain to this issue: All engineering and production devices. © 2007 Microchip Technology Inc operation ...
Page 13
... Q4 cycle). Work around None Date Codes that pertain to this issue: All engineering and production devices. © 2007 Microchip Technology Inc. PIC18F2410/2510/4410/4510 43. Module: 10-Bit Analog-to-Digital (A/D) Converter When the A/D clock source is selected (when ADCS2:ADCS0 = 000 or x11), in ...
Page 14
... Timer3), 20 (Interrupts), 21 (A/D), 22 (BOR), 23-26 (EUSART), 27-31 (MSSP), 32 (MSSP – SPI Mode), 33- 36 (EUSART), 37 (Timer1), 38-41 (MSSP) and 42 (Reset). Rev B Document (10/2006) Corrected Device IDs. Rev C Document (8/2007) Added silicon issue 43 (10-Bit A/D Converter). DS80277C-page 14 © 2007 Microchip Technology Inc. ...
Page 15
... PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...
Page 16
... Fax: 886-3-572-6459 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 © 2007 Microchip Technology Inc. EUROPE Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 ...