ADUC812BSZ Analog Devices Inc, ADUC812BSZ Datasheet - Page 15

• Manufacturer Part Number: ADUC812BSZ
• Description: IC ADC 12BIT MULTICH MCU 52-MQFP
• Manufacturer: Analog Devices Inc
• Series: MicroConverter® ADuC8xxr

Specifications of ADUC812BSZ

• Core Size: 8-Bit
• Program Memory Size: 8KB (8K x 8)
• Core Processor: 8052
• Speed: 16MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: PSM, Temp Sensor, WDT
• Number Of I /o: 34
• Program Memory Type: FLASH
• Eeprom Size: 640 x 8
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 8x12b, D/A 2x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 52-MQFP, 52-PQFP
• Controller Family/series: (8051) 8052
• No. Of I/o's: 32
• Eeprom Memory Size: 8KB
• Ram Memory Size: 256Byte
• Cpu Speed: 1.3MIPS
• No. Of Timers: 3
• Package: 52MQFP
• Device Core: 8052
• Family Name: ADuC8xx
• Maximum Speed: 16 MHz
• Operating Supply Voltage: 3.3|5 V
• Data Bus Width: 8 Bit
• Number Of Programmable I/os: 32
• Interface Type: I2C/SPI/TWI/UART
• On-chip Adc: 8-chx12-bit
• On-chip Dac: 2-chx12-bit
• Number Of Timers: 3
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

REV. E
Driving the ADC
The ADC incorporates a successive approximation (SAR) archi-
tecture involving a charge-sampled input stage. Figure 7 shows
the equivalent circuit of the analog input section. Each ADC
conversion is divided into two distinct phases as defined by the
position of the switches in Figure 7. During the sampling phase
(with SW1 and SW2 in the “track” position), a charge propor-
tional to the voltage on the analog input is developed across the
input sampling capacitor. During the conversion phase (with
both switches in the “hold” position), the capacitor DAC is
adjusted via internal SAR logic until the voltage on node A is zero,
indicating that the sampled charge on the input capacitor is
balanced out by the charge being output by the capacitor DAC.
The digital value finally contained in the SAR is then latched
out as the result of the ADC conversion. Control of the SAR,
and timing of acquisition and sampling modes, is handled
automatically by built-in ADC control logic. Acquisition and
conversion times are also fully configurable under user control.
Note that whenever a new input channel is selected, a residual
charge from the 2 pF sampling capacitor places a transient on
the newly selected input. The signal source must be capable of
recovering from this transient before the sampling switches click
into “hold” mode. Delays can be inserted in software (between
channel selection and conversion request) to account for input
stage settling, but a hardware solution will alleviate this burden
from the software design task and will ultimately result in a
cleaner system implementation. One hardware solution would
be to choose a very fast settling op amp to drive each analog
input. Such an op amp would need to settle fully from a small
signal transient in less than 300 ns to guarantee adequate settling
under all software configurations. A better solution, recommended
for use with any amplifier, is shown in Figure 8.
Though at first glance the circuit in Figure 8 may look like a
simple antialiasing filter, it actually serves no such purpose since
its corner frequency is well above the Nyquist frequency, even at
a 200 kHz sample rate. Though the R/C does help to reject some
incoming high frequency noise, its primary function is to ensure
that the transient demands of the ADC input stage are met. It
does so by providing a capacitive bank from which the 2 pF
AGND
ADC0
ADC7
Figure 7. Internal ADC Structure
TRACK
HOLD
200
TRACK
TEMPERATURE
SENSOR
SW1
SW2
NODE A
2pF
HOLD
COMPARATOR
ADuC812
CAPACITOR
DAC
–15–
sampling capacitor can draw its charge. Since the 0.01 µF capacitor
in Figure 8 is more than 4096 times the size of the 2 pF sampling
capacitor, its voltage will not change by more than one count
(1/4096) of the 12-bit transfer function when the 2 pF charge
from a previous channel is dumped onto it. A larger capacitor
can be used if desired, but not a larger resistor (for reasons
described below).
The Schottky diodes in Figure 8 may be necessary to limit the
voltage applied to the analog input pin as per the Absolute Maxi-
mum Ratings. They are not necessary if the op amp is powered
from the same supply as the ADuC812 since in that case, the
op amp is unable to generate voltages above V
An op amp is necessary unless the signal source is very low imped-
ance to begin with. DC leakage currents at the ADuC812’s analog
inputs can cause measurable dc errors with external source imped-
ances of as little as 100 Ω. To ensure accurate ADC operation,
keep the total source impedance at each analog input less than
61 Ω. The table below illustrates examples of how source
impedance can affect dc accuracy.
Source
Impedance
61 Ω
610 Ω
Although Figure 8 shows the op amp operating at a gain of 1,
you can configure it for any gain needed. Also, you can use an
instrumentation amplifier in its place to condition differential
signals. Use any modern amplifier that is capable of delivering
the signal (0 to V
rail-to-rail op amps that are useful for this purpose include, but
are not limited to, the ones given in Table VI. Check Analog
Devices literature (CD ROM data book, and so on) for details
about these and other op amps and instrumentation amps.
Op Amp Model
OP181/OP281/OP481
OP191/OP291/OP491
OP196/OP296/OP496
OP183/OP283
OP162/OP262/OP462
AD820/AD822/AD824
AD823
Keep in mind that the ADC’s transfer function is 0 V to V
and any signal range lost to amplifier saturation near ground will
impact dynamic range. Though the op amps in Table VI are
capable of delivering output signals very closely approaching
ground, no amplifier can deliver signals all the way to ground when
powered by a single supply. Therefore, if a negative supply is
available, consider using it to power the front end amplifiers.
Table VI. Some Single-Supply Op Amps
Figure 8. Buffering Analog Inputs
REF
Error from 1 A
Leakage Current
61 µV = 0.1 LSB
610 µV = 1 LSB
) with minimal saturation. Some single-supply,
51
Characteristics
Micropower
I/O Good up to V
I/O to V
High Gain-Bandwidth Product
High GBP, Micro Package
FET Input, Low Cost
FET Input, High GBP
0.01 F
DD
1
, Micropower, Low Cost
ADC0
ADuC812
DD
Error from 10 A
Leakage Current
610 µV = 1 LSB
61 mV = 10 LSB
ADuC812
DD
or below ground.
, Low Cost
REF
,