ADUC812BSZ Analog Devices Inc, ADUC812BSZ Datasheet - Page 40

• Manufacturer Part Number: ADUC812BSZ
• Description: IC ADC 12BIT MULTICH MCU 52-MQFP
• Manufacturer: Analog Devices Inc
• Series: MicroConverter® ADuC8xxr

Specifications of ADUC812BSZ

• Core Size: 8-Bit
• Program Memory Size: 8KB (8K x 8)
• Core Processor: 8052
• Speed: 16MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: PSM, Temp Sensor, WDT
• Number Of I /o: 34
• Program Memory Type: FLASH
• Eeprom Size: 640 x 8
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 8x12b, D/A 2x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 52-MQFP, 52-PQFP
• Controller Family/series: (8051) 8052
• No. Of I/o's: 32
• Eeprom Memory Size: 8KB
• Ram Memory Size: 256Byte
• Cpu Speed: 1.3MIPS
• No. Of Timers: 3
• Package: 52MQFP
• Device Core: 8052
• Family Name: ADuC8xx
• Maximum Speed: 16 MHz
• Operating Supply Voltage: 3.3|5 V
• Data Bus Width: 8 Bit
• Number Of Programmable I/os: 32
• Interface Type: I2C/SPI/TWI/UART
• On-chip Adc: 8-chx12-bit
• On-chip Dac: 2-chx12-bit
• Number Of Timers: 3
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

ADuC812
ADuC812 HARDWARE DESIGN CONSIDERATIONS
This section outlines some of the key hardware design consider-
ations that must be addressed when integrating the ADuC812
into any hardware system.
Clock Oscillator
The clock source for the ADuC812 can come either from an
external source or from the internal clock oscillator. To use the
internal clock oscillator, connect a parallel resonant crystal
between Pins 32 and 33, and connect a capacitor from each pin
to ground as shown below.
Whether using the internal oscillator or an external clock source,
the ADuC812’s specified operational clock speed range is 300 kHz
to 16 MHz. The core is static, and will function all the way
down to dc. But at clock speeds slower that 400 kHz the ADC
will no longer function correctly. Therefore, to ensure specified
operation, use a clock frequency of at least 400 kHz and no
more than 16 MHz.
External Memory Interface
In addition to its internal program and data memories, the
ADuC812 can access up to 64 K bytes of external program
memory (ROM, PROM, etc.) and up to 16 M bytes of exter-
nal data memory (SRAM).
To select from which code space (internal or external program
memory) to begin executing instructions, tie the EA (external
access) pin high or low, respectively. When EA is high (pulled
up to V
internal 8 K bytes Flash/EE code space. When EA is low (tied
to ground) user program execution will start at address 0 of the
external code space. In either case, addresses above 1FFFH
(8K) are mapped to the external space.
Note that a second very important function of the EA pin is
described in the Single Pin Emulation Mode section.
Figure 35. External Parallel Resonant Crystal Connections
Figure 36. Connecting an External Clock Source
DD
EXTERNAL
SOURCE
), user program execution will start at address 0 of the
CLOCK
XTAL1
XTAL2
XTAL1
XTAL2
ADuC812
ADuC812
TO INTERNAL
TIMING CIRCUITS
TO INTERNAL
TIMING CIRCUITS
–40–
External program memory (if used) must be connected to the
ADuC812 as illustrated in Figure 37. Note that 16 I/O lines
(Ports 0 and 2) are dedicated to bus functions during external
program memory fetches. Port 0 (P0) serves as a multiplexed
address/data bus. It emits the low byte of the program counter
(PCL) as an address, and then goes into a float state awaiting
the arrival of the code byte from the program memory. During
the time that the low byte of the program counter is valid on P0,
the signal ALE (Address Latch Enable) clocks this byte into an
address latch. Meanwhile, Port 2 (P2) emits the high byte of the
program counter (PCH), then PSEN strobes the EPROM and
the code byte is read into the ADuC812.
Note that program memory addresses are always 16 bits wide, even
in cases where the actual amount of program memory used is less
than 64 K bytes. External program execution sacrifices two of the
8-bit ports (P0 and P2) to the function of addressing the program
memory. While executing from external program memory, Ports 0
and 2 can be used simultaneously for read/write access to external
data memory, but not for general-purpose I/O.
Though both external program memory and external data memory
are accessed by some of the same pins, the two are completely
independent of each other from a software point of view. For example,
the chip can read/write external data memory while executing
from external program memory.
Figure 38 shows a hardware configuration for accessing up to
64 K bytes of external RAM. This interface is standard to any
8051 compatible MCU.
Figure 37. External Program Memory Interface
Figure 38. External Data Memory Interface
(64K Address Space)
ADuC812
ADuC812
PSEN
ALE
ALE
P0
P2
WR
RD
P2
P0
LATCH
LATCH
OE
D0–D7
(INSTRUCTION)
A0–A7
A8–A15
OE
WE
D0–D7
(DATA)
A0–A7
A8–A15
EPROM
SRAM
REV. E