ST7FLITES5Y0M6TR STMicroelectronics, ST7FLITES5Y0M6TR Datasheet - Page 107

• Manufacturer Part Number: ST7FLITES5Y0M6TR
• Description: IC MCU 8BIT 1K FLASH 16-SOIC
• Manufacturer: STMicroelectronics
• Series: ST7r

Specifications of ST7FLITES5Y0M6TR

• Core Processor: ST7
• Core Size: 8-Bit
• Speed: 8MHz
• Connectivity: SPI
• Peripherals: LVD, POR, PWM, WDT
• Number Of I /o: 13
• Program Memory Size: 1KB (1K x 8)
• Program Memory Type: FLASH
• Ram Size: 128 x 8
• Voltage - Supply (vcc/vdd): 2.4 V ~ 5.5 V
• Data Converters: A/D 5x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 16-SOIC (3.9mm Width)
• Processor Series: ST7FLITESx
• Core: ST7
• Data Bus Width: 8 bit
• Data Ram Size: 128 B
• Interface Type: SPI
• Maximum Clock Frequency: 8 MHz
• Number Of Programmable I/os: 13
• Number Of Timers: 2
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Development Tools By Supplier: ST7FLIT0-IND/USB, ST7FLITE-SK/RAIS, ST7MDT10-DVP3, ST7MDT10-EMU3, STX-RLINK
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 8 bit, 5 Channel
• For Use With: 497-5858 - EVAL BOARD PLAYBACK ST7FLITE497-5049 - KIT STARTER RAISONANCE ST7FLITE
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details

ADC CHARACTERISTICS (Cont’d)
Figure 84. ADC Accuracy Characteristics with Amplifier disabled
Figure 85. ADC Accuracy Characteristics with Amplifier enabled
Note: When the AMPSEL bit in the ADCDRL register is set, it is mandatory that f
to 2 MHz. (if f
n+7
n+6
n+5
n+4
n+3
n+2
n+1
255
254
253
7
6
5
4
3
2
1
0
0
V
V
SSA
SS
Digital Result ADCDR
Digital Result ADCDR
1
1
1LSB
E
E
O
O
2
2
CPU
IDEAL
3
3
=8MHz. then SPEED=0, SLOW=1).
=
V
---------------------------------------- -
4
4
DDA
5
5
256
1 LSB
1 LSB
–
V
E
E
SSA
6
6
T
T
IDEAL
IDEAL
E
E
7
7
L
L
(2)
(2)
E
E
D
D
253 254 255 256
100 101 102 103
(3)
(3)
(1)
(1)
E
E
250 mV
G
G
V
DDA
(1) Example of an actual transfer curve
(2) The ideal transfer curve
(3) End point correlation line
E
between the actual and the ideal transfer curves.
E
transition and the first ideal one.
E
transition and the last actual one.
E
between actual steps and the ideal one.
E
between any actual transition and the end point
correlation line.
(1) Example of an actual transfer curve
(2) The ideal transfer curve
(3) End point correlation line
E
between the actual and the ideal transfer curves.
E
transition and the first ideal one.
E
transition and the last actual one.
E
between actual steps and the ideal one.
E
between any actual transition and the end point
correlation line.
n =Amplifier Offset
T
O
G
D
L
T
O
G
D
L
=Total Unadjusted Error: maximum deviation
=Integral Linearity Error: maximum deviation
=Total Unadjusted Error: maximum deviation
=Integral Linearity Error: maximum deviation
=Offset Error: deviation between the first actual
=Gain Error: deviation between the last ideal
=Differential Linearity Error: maximum deviation
V
=Offset Error: deviation between the first actual
=Gain Error: deviation between the last ideal
=Differential Linearity Error: maximum deviation
V
in
in
(LSB
(LSB
ST7LITE0xY0, ST7LITESxY0
IDEAL
IDEAL
)
)
ADC
be less than or equal
107/124