MCHC908GR8AMFAER Freescale Semiconductor, MCHC908GR8AMFAER Datasheet - Page 32

• Manufacturer Part Number: MCHC908GR8AMFAER
• Description: IC MCU 8K FLASH 8MHZ 32-LQFP
• Manufacturer: Freescale Semiconductor
• Series: HC08r

Specifications of MCHC908GR8AMFAER

• Core Processor: HC08
• Core Size: 8-Bit
• Speed: 8MHz
• Connectivity: SCI, SPI
• Peripherals: LVD, POR, PWM
• Number Of I /o: 21
• Program Memory Size: 7.5KB (7.5K x 8)
• Program Memory Type: FLASH
• Ram Size: 384 x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 6x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 32-LQFP
• Controller Family/series: HC08
• No. Of I/o's: 21
• Ram Memory Size: 384Byte
• Cpu Speed: 8MHz
• No. Of Timers: 2
• Embedded Interface Type: I2C, SCI, SPI
• Rohs Compliant: Yes
• Processor Series: HC08G
• Core: HC08
• Data Bus Width: 8 bit
• Data Ram Size: 384 B
• Interface Type: SCI, SPI
• Maximum Clock Frequency: 8.2 MHz
• Number Of Programmable I/os: 21
• Number Of Timers: 3
• Maximum Operating Temperature: + 125 C
• Mounting Style: SMD/SMT
• Development Tools By Supplier: FSICEBASE, DEMO908GZ60E, M68CBL05CE, M68EML08GPGTE
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 8 bit, 6 Channel
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details

Memory
32
$0005
$0006
$0008
$000A
$000B
$000C
$0000
$0001
$0002
$0003
$0004
$0007
$0009
Addr.
Data Direction Register C
Data Direction Register D
Data Direction Register A
Data Direction Register B
Data Direction Register E
ESCI Prescaler Register
Register Name
Port D Data Register (
Port C Data Register
Port A Data Register
Port B Data Register
Port E Data Register
ESCI Arbiter Control
Register (SCIADAT)
Register (SCIACTL)
ESCI Arbiter Data
See page 126.
See page 128.
See page 130.
See page 132.
See page 126.
See page 128.
See page 130.
See page 133.
See page 135.
See page 172.
See page 176.
See page 177.
See page 136.
MC68HC908GT16 • MC68HC908GT8 • MC68HC08GT16 Data Sheet, Rev. 5.0
Figure 2-2. Control, Status, and Data Registers (Sheet 1 of 7)
(SCPSC)
(DDRC)
(DDRD)
(DDRA)
(DDRB)
(DDRE)
(PTC)
(PTA)
(PTB)
(PTE)
PTD)
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
DDRA7
DDRB7
DDRD7
PTD7
PDS2
ARD7
PTA7
PTB7
Bit 7
AM1
0
0
0
0
0
0
0
0
0
0
0
0
= Unimplemented
DDRC6
DDRD6
DDRA6
DDRB6
ALOST
ARD6
PTA6
PTB6
PTC6
PTD6
PDS1
6
0
0
0
0
0
0
0
0
0
0
DDRC5
DDRD5
DDRA5
DDRB5
PDS0
ARD5
PTA5
PTB5
PTC5
PTD5
AM0
5
0
0
0
0
0
0
0
0
0
0
R = Reserved
DDRA4
DDRB4
DDRC4
DDRD4
DDRE4
PSSB4
Unaffected by reset
Unaffected by reset
Unaffected by reset
Unaffected by reset
Unaffected by reset
ACLK
ARD4
PTA4
PTB4
PTC4
PTD4
PTE4
4
0
0
0
0
0
0
0
0
DDRA3
DDRB3
DDRC3
DDRD3
DDRE3
PSSB3
PTD3
ARD3
PTA3
PTB3
PTC3
PTE3
AFIN
3
0
0
0
0
0
0
0
0
U = Unaffected
DDRA2
DDRB2
DDRC2
DDRD2
DDRE2
PSSB2
ARUN
PTA2
PTB2
PTC2
PTD2
PTE2
ARD2
0
2
0
0
0
0
0
0
0
Freescale Semiconductor
DDRC1
DDRD1
DDRA1
DDRB1
AOVFL
DDRE1
PSSB1
ARD1
PTA1
PTB1
PTC1
PTD1
PTE1
1
0
0
0
0
0
0
0
0
DDRC0
DDRD0
DDRA0
DDRB0
DDRE0
PSSB0
ARD8
ARD0
PTA0
PTB0
PTC0
PTD0
PTE0
Bit 0
0
0
0
0
0
0
0
0