MC68HC908LK24CFU Freescale Semiconductor, MC68HC908LK24CFU Datasheet - Page 171

no-image

MC68HC908LK24CFU

Manufacturer Part Number
MC68HC908LK24CFU
Description
IC MCU 24K FLASH 8MHZ SPI 64-QFP
Manufacturer
Freescale Semiconductor
Series
HC08r
Datasheet

Specifications of MC68HC908LK24CFU

Core Processor
HC08
Core Size
8-Bit
Speed
8MHz
Connectivity
I²C, IRSCI, SPI
Peripherals
LCD, LVD, POR, PWM
Number Of I /o
40
Program Memory Size
24KB (24K x 8)
Program Memory Type
FLASH
Ram Size
768 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 6x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908LK24CFU
Manufacturer:
FREESCALE Semiconductor
Quantity:
489
Part Number:
MC68HC908LK24CFU
Manufacturer:
FREESCALE
Quantity:
300
Part Number:
MC68HC908LK24CFU
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC908LK24CFU
Manufacturer:
FREESCALE
Quantity:
300
Part Number:
MC68HC908LK24CFU
Manufacturer:
FREESCALE
Quantity:
168
10.4.2 Data Format
10.4.3 Break Signal
10.4.4 Baud Rate
MC68HC908LJ24/LK24 — Rev. 2.1
Freescale Semiconductor
Communication with the monitor ROM is in standard non-return-to-zero
(NRZ) mark/space data format. Transmit and receive baud rates must
be identical.
A start bit (logic 0) followed by nine logic 0 bits is a break signal. When
the monitor receives a break signal, it drives the PTA0 pin high for the
duration of two bits and then echoes back the break signal.
The communication baud rate is controlled by the crystal frequency and
the state of the PTC1 pin (when IRQ is set to V
monitor mode. When PTC1 is high, the divide by ratio is 1024. If the
PTC1 pin is at logic 0 upon entry into monitor mode, the divide by ratio
is 512.
If monitor mode was entered with V
set at 1024, regardless of PTC1. If monitor mode was entered with V
on IRQ, then the internal PLL steps up the external frequency, presumed
to be 32.768 kHz, to 2.4576 MHz. These latter two conditions for monitor
mode entry require that the reset vector is blank.
START
BIT
0
BIT 0
1
2
MISSING STOP BIT
BIT 1
Monitor ROM (MON)
3
Figure 10-3. Monitor Data Format
Figure 10-4. Break Transaction
4
BIT 2
5
6
BIT 3
7
BIT 4
DD
BIT 5
on IRQ, then the divide by ratio is
2-STOP BIT DELAY BEFORE ZERO ECHO
BIT 6
0
1
TST
BIT 7
2
) upon entry into
Functional Description
3
Monitor ROM (MON)
STOP
BIT
4
5
START
NEXT
BIT
Data Sheet
6
7
171
SS

Related parts for MC68HC908LK24CFU