MCIMX353CJQ5C Freescale Semiconductor, MCIMX353CJQ5C Datasheet - Page 55

no-image

MCIMX353CJQ5C

Manufacturer Part Number
MCIMX353CJQ5C
Description
MULTIMEDIA PROCESSOR 400-MAPBGA
Manufacturer
Freescale Semiconductor
Series
i.MX35r
Datasheet

Specifications of MCIMX353CJQ5C

Core Processor
ARM11
Core Size
32-Bit
Speed
532MHz
Connectivity
1-Wire, CAN, EBI/EMI, Ethernet, I²C, MMC, SPI, SSI, UART/USART, USB OTG
Peripherals
DMA, I²S, LCD, POR, PWM, WDT
Number Of I /o
96
Program Memory Type
ROMless
Ram Size
128K x 8
Voltage - Supply (vcc/vdd)
1.33 V ~ 1.47 V
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
400-MAPBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCIMX353CJQ5C
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MCIMX353CJQ5C
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX353CJQ5CR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Freescale Semiconductor
SD21 DQS – DQ Skew (defines the Data valid window in read cycles related to DQS).
SD22 DQS DQ HOLD time from DQS
SD23 DQS output access time from SDCLK posedge
ID
DQS (input)
DQ (input)
SDCLK
SDCLK
Figure 36. Mobile DDR SDRAM DQ versus DQS and SDCLK Read Cycle Timing Diagram
SDRAM CLK and DQS-related parameters are measured from the 50%
point—that is, “high” is defined as 50% of signal value and “low” is defined
as 50% of signal value.
The timing parameters are similar to the ones used in SDRAM data sheets.
Table 41
the ESDCTL at the negative edge of SDCLK, and the parameters are
measured at maximum memory frequency.
SDRAM CLK and DQS-related parameters are measured from the 50%
point—that is, “high” is defined as 50% of signal value, and “low” is
defined as 50% of signal value.
The timing parameters are similar to the ones used in SDRAM data sheets.
Table 42
the ESDCTL at the negative edge of SDCLK, and the parameters are
measured at maximum memory frequency.
i.MX35 Applications Processors for Industrial and Consumer Products, Rev. 9
Table 42. Mobile DDR SDRAM Read Cycle Timing Parameters
indicates SDRAM requirements. All output signals are driven by
indicates SDRAM requirements. All output signals are driven by
SD23
SD21
Data
Parameter
SD22
Data
NOTE
NOTE
Data
Data
Data
Data
tDQSCK
Symbol
tDQSQ
tQH
Data
Min. Max. Unit
2.3
Data
0.85
6.7
ns
ns
ns
55

Related parts for MCIMX353CJQ5C