MCIMX353CJQ5C Freescale Semiconductor, MCIMX353CJQ5C Datasheet - Page 63
MCIMX353CJQ5C
Manufacturer Part Number
MCIMX353CJQ5C
Description
MULTIMEDIA PROCESSOR 400-MAPBGA
Manufacturer
Freescale Semiconductor
Series
i.MX35r
Datasheet
1.MCIMX35WPDKJ.pdf
(148 pages)
Specifications of MCIMX353CJQ5C
Core Processor
ARM11
Core Size
32-Bit
Speed
532MHz
Connectivity
1-Wire, CAN, EBI/EMI, Ethernet, I²C, MMC, SPI, SSI, UART/USART, USB OTG
Peripherals
DMA, I²S, LCD, POR, PWM, WDT
Number Of I /o
96
Program Memory Type
ROMless
Ram Size
128K x 8
Voltage - Supply (vcc/vdd)
1.33 V ~ 1.47 V
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
400-MAPBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MCIMX353CJQ5C
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
MCIMX353CJQ5C
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MCIMX353CJQ5CR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Figure 42
4.9.8.5
Serial management channel timing is accomplished using FEC_MDIO and FEC_MDC. The FEC
functions correctly with a maximum MDC frequency of 2.5 MHz.
channel timings.
The MDC frequency should be equal to or less than 2.5 MHz to be compliant with the IEEE 802.3 MII
specification. However the FEC can function correctly with a maximum MDC frequency of 15 MHz.
Freescale Semiconductor
Num
M10
M11
M12
M13
M14
M15
shows MII asynchronous input timings listed in
FEC_MDC falling edge to FEC_MDIO output invalid (minimum
propagation delay)
FEC_MDC falling edge to FEC_MDIO output valid (max.
propagation delay)
FEC_MDIO (input) to FEC_MDC rising edge setup
FEC_MDIO (input) to FEC_MDC rising edge hold
FEC_MDC pulse width high
FEC_MDC pulse width low
FEC_CRS, FEC_COL
MII Serial Management Channel Timing
i.MX35 Applications Processors for Industrial and Consumer Products, Rev. 9
Figure 42. MII Asynch Inputs Timing Diagram
Characteristic
Table 48. MII Transmit Signal Timing
Table
M9
47.
Table 48
Min.
40%
40%
—
18
0
0
lists MII serial management
Max.
60%
60%
—
—
—
5
FEC_MDC period
FEC_MDC period
Units
ns
ns
ns
ns
63