M30800SAGP#U5 Renesas Electronics America, M30800SAGP#U5 Datasheet - Page 161

IC M32C/80 MCU ROMLESS 100LQFP

M30800SAGP#U5

Manufacturer Part Number
M30800SAGP#U5
Description
IC M32C/80 MCU ROMLESS 100LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M32C/80r
Datasheet

Specifications of M30800SAGP#U5

Core Processor
M16C/80
Core Size
16-Bit
Speed
20MHz
Connectivity
I²C, IEBus, SIO, UART/USART
Peripherals
DMA, WDT
Number Of I /o
45
Program Memory Type
ROMless
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 10x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
100-LQFP
For Use With
R0K330879S001BE - KIT DEV RSK M32C/87R0K330879S000BE - KIT DEV RSK M32C/87
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30800SAGP#U5M30800SAGP#D3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30800SAGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
135
Company:
Part Number:
M30800SAGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30800SAGP#U5M30800SAGP-BL#U5
Manufacturer:
NSC
Quantity:
78
Company:
Part Number:
M30800SAGP#U5M30800SAGP-BL#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
R
R
M
e
E
3
. v
J
2
Figure 14.9 TA0MR to TA4MR Registers
0
C
1
9
0 .
8 /
B
0
0
0
2
7
G
N
1
o
o r
0 -
Timer Ai Mode Register
b7
. v
NOTES:
u
1
0
p
0
b6
, 1
1. The TAiTGH and TAiTGL bits in the ONSF or TRGSR register determine the count source in the event
2. MR1 bit setting is enabled only when counting how many times external signals are applied.
3. The timer decrements a counter value when an "L" signal is applied to the TA
4. The TCK1 bit is enabled only in the TA3MR register.
5. For two-phase pulse signal processing, set the TAjP bit in the UDF register (j=2 to 4) to "1" (two-
0
counter mode.
increments a counter value when an "H" signal is applied to the TA
phase pulse signal processing function enabled). Also, set the TAjTGH and TAjTGL bits to "00
(input to the TAj
2
b5
0
0
0
b4
5
b3
Page 140
b2
0
b1
0
IN
b0
1
pin).
f o
TMOD0
TMOD1
Symbol
3
TCK0
TCK1
MR1
MR2
MR3
(b2)
3
Bit
0
Symbol
TA0MR to TA4MR
(i=0 to 4)
Operating Mode
Select Bit
Reserved Bit
Count Polarity
Select Bit
Increment/Decrement
Switching Source
Select Bit
Two-Phase Pulse
Signal Processing
Operation Select Bit
Count Operation
Type Select Bit
Set to "0" in event counter mode
Bit Name
(Event Counter Mode)
(2)
Address
0356
(4,5)
16
, 0357
b1b0
0 1: Event counter mode
Set to "0"
0: Counts falling edges
1: Counts rising edges
0: UDF registser
1: Input signal to
0: Reloading
1: Free running
Set to "0"
two-phase pulse signal)
(When not processing
of an external signal
of an external signal
TAi
setting
16
OUT
, 0358
Function
pin
16
(3)
, 0359
iOUT
pin.
16
, 035A
Set to "0"
Set to "1"
0: Normal processing
1: Multiply-by-4
two-phase pulse signal)
iOUT
(1)
processing operation
operation
(When processing
16
Function
pin and the timer
After Reset
00
16
14. Timer (Timer A)
2
"
RW
RW
RW
RW
RW
RW
RW
RW
RW

Related parts for M30800SAGP#U5