M30800SAGP#U5 Renesas Electronics America, M30800SAGP#U5 Datasheet - Page 239

IC M32C/80 MCU ROMLESS 100LQFP

M30800SAGP#U5

Manufacturer Part Number
M30800SAGP#U5
Description
IC M32C/80 MCU ROMLESS 100LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M32C/80r
Datasheet

Specifications of M30800SAGP#U5

Core Processor
M16C/80
Core Size
16-Bit
Speed
20MHz
Connectivity
I²C, IEBus, SIO, UART/USART
Peripherals
DMA, WDT
Number Of I /o
45
Program Memory Type
ROMless
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 10x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
100-LQFP
For Use With
R0K330879S001BE - KIT DEV RSK M32C/87R0K330879S000BE - KIT DEV RSK M32C/87
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30800SAGP#U5M30800SAGP#D3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30800SAGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
135
Company:
Part Number:
M30800SAGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30800SAGP#U5M30800SAGP-BL#U5
Manufacturer:
NSC
Quantity:
78
Company:
Part Number:
M30800SAGP#U5M30800SAGP-BL#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
M
R
R
e
E
3
. v
J
Figure 16.31 Parity Error Signal Output Timing (LSB First)
2
Figure 16.30 SIM Interface Connection
0
C
16.7.1 Parity Error Signal
1
9
8 /
0 .
B
0
0
16.7.1.1 Parity Error Signal Output Function
16.7.1.2 Parity Error Signal
0
2
G
7
N
When the UiERE bit in the UiC1 register (i=0 to 4) is set to "1" (output), the parity error signal output
can be provided. The parity error signal output is provided when a parity error is detected upon
receiving data. A low-level ("L") signal output is provided from the TxDi pin in the timing shown in
Figure 16.31. When reading the UiRB register during a parity error output, the PER bit in the UiRB
register is set to "0" (no error occurs) and a high-level ("H") signal output is again provided simulta-
neously.
To determine whether the parity error signal is output, the port that shares a pin with the RxDi pin is
read by using an end-of-transmit interrupt routine.
1
o
o r
0 -
. v
u
1
Transfer Clock
Complete Flag
0
p
0
, 1
0
2
Recieve
0
0
RxDi
5
TxDi
Page 218
NOTE:
1. The above applies to direct format.
"H"
"H"
"H"
"L"
"L"
"L"
"1"
"0"
(The PRY bit is set to "1", the UFORM bit is set to "0",
and the UiLCH bit is set to "0").
Microcomputer
f o
3
ST
3
0
D
RxD
TxD
0
D
i
i
1
D
2
Hi-Z
D
3
D
4
D
5
SIM card
D
i=0 to 4
6
D
7
16. Serial I/O (Special Function)
P
ST: Start bit
P: Even parity
SP: Stop bit
i=0 to 4
SP

Related parts for M30800SAGP#U5