M30620FCAFP#U5 Renesas Electronics America, M30620FCAFP#U5 Datasheet - Page 558

IC M16C MCU FLASH 100QFP

M30620FCAFP#U5

Manufacturer Part Number
M30620FCAFP#U5
Description
IC M16C MCU FLASH 100QFP
Manufacturer
Renesas Electronics America
Series
M16C™ M16C/60r
Datasheets

Specifications of M30620FCAFP#U5

Core Processor
M16C/60
Core Size
16-Bit
Speed
16MHz
Connectivity
SIO, UART/USART
Peripherals
DMA, PWM, WDT
Number Of I /o
85
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
10K x 8
Voltage - Supply (vcc/vdd)
4.2 V ~ 5.5 V
Data Converters
A/D 10x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
100-QFP
Package
100PQFP
Family Name
M16C
Maximum Speed
16 MHz
Operating Supply Voltage
5 V
Data Bus Width
16|32 Bit
Number Of Programmable I/os
87
Interface Type
SIM/UART
On-chip Adc
10-chx10-bit
On-chip Dac
2-chx8-bit
Number Of Timers
11
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30620FCAFP#U5M30620FCAFP
Manufacturer:
QFP
Quantity:
513
Company:
Part Number:
M30620FCAFP#U5M30620FCAFP
Quantity:
1 640
Company:
Part Number:
M30620FCAFP#U5M30620FCAFP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
M30620FCAFP#U5M30620FCAFP#D3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30620FCAFP#U5M30620FCAFP#D5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
External Buses
Figure 4.4.6. Example of RDY circuit holding state of bus for 1 BCLK
(2) RDY function usage
To use the RDY function, set a software wait.
The RDY function operates when the BCLK signal falls with the RDY pin at “L”; the bus does not vary
for 1 BCLK, and the state at that moment is held.
The RDY function holds the state of bus for the period in which the RDY pin is at “L”, and releases it
when the BCLK signal falls with the RDY pin at “H”. Figure 4.4.6 shows an example of RDY circuit
that holds the state of bus for 1 BCLK.
• Timings in separate bus
1Q
RDY
BCLK
CS0
RD
1Q
2Q
BCLK
CS0
RD
2Q
• Timings in multiplex bus
RDY
________
________
(1) RDY accepted
(2) RDY cleared
________
BCLK
CS0
RD
The state of data bus and that of address bus are held for the period between (1) and (2).
________
________
(1)
CK
D
(1)
S
R
(2)
1Q
1Q
________
(2)
CK
D
S
R
(1)
(1)
2Q
2Q
(2)
________
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(2)
________
M16C / 62A Group
Mitsubishi microcomputers
RDY
________
2-239

Related parts for M30620FCAFP#U5