DF2166VT33 Renesas Electronics America, DF2166VT33 Datasheet - Page 823

• Manufacturer Part Number: DF2166VT33
• Description: MCU FLASH 3V 512K 33MHZ 144TQFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2100r

Specifications of DF2166VT33

• Core Processor: H8S/2000
• Core Size: 16-Bit
• Speed: 33MHz
• Connectivity: I²C, IrDA, LPC, SCI, SmartCard
• Peripherals: POR, PWM, WDT
• Number Of I /o: 106
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 40K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 8x10b; D/A 2x8b
• Oscillator Type: External
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 144-TQFP, 144-VQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

Register
Abbrevia-
tion
ADDRBH
ADDRBL
ADDRCH
ADDRCL
ADDRDH
ADDRDL
ADCSR
ADCR
TCSR_1
TCNT_1
TCR_X
TCY_Y
KMIMR6
TCSR_X
TCSR_Y
KMPCR6
TICRR
TCORA_Y
KMIMRA
TICRF
TCORB_Y
WUEMR3
TCNT_X
TCNT_Y
TCORC
TISR
TCORA_X
TCORB_X
DADR0
DADR1
DACR
TCONRI
TCONRS
Reset
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
High-
Speed/
Medium-
Speed

































Watch
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized

























Sleep

































Sub-
Active
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized

























Sub-Sleep
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized

























Module
Stop
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized

























Rev. 3.00, 03/04, page 781 of 830
Software
Standby
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized

























Hardware
Standby
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Module
A/D
converter
WDT_1
TMR_X
TMR_Y
INT
TMR_X
TMR_Y
PORT
TMR_X
TMR_Y
INT
TMR_X
TMR_Y
INT
TMR_X
TMR_Y
TMR_X
TMR_Y
TMR_X
D/A
converter
TMR