UPD70F3743GJ-GAE-AX Renesas Electronics America, UPD70F3743GJ-GAE-AX Datasheet - Page 489

no-image

UPD70F3743GJ-GAE-AX

Manufacturer Part Number
UPD70F3743GJ-GAE-AX
Description
MCU 32BIT V850ES/JX3 144-LQFP
Manufacturer
Renesas Electronics America
Series
V850ES/Jx3r
Datasheet

Specifications of UPD70F3743GJ-GAE-AX

Core Processor
RISC
Core Size
32-Bit
Speed
32MHz
Connectivity
CSI, EBI/EMI, I²C, UART/USART
Peripherals
DMA, LVD, PWM, WDT
Number Of I /o
128
Program Memory Size
384KB (384K x 8)
Program Memory Type
FLASH
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
2.85 V ~ 3.6 V
Data Converters
A/D 16x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD70F3743GJ-GAE-AX
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
UPD70F3743GJ-GAE-AX
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
V850ES/JJ3
R01UH0016EJ0400 Rev.4.00
Sep 30, 2010
(5) UARTAn status register (UAnSTR)
The UAnSTR register is an 8-bit register that displays the UARTAn transfer status and reception error contents.
This register can be read or written in 8-bit or 1-bit units, but the UAnTSF bit is a read-only bit, while the UAnPE,
UAnFE, and UAnOVE bits can both be read and written. However, these bits can only be cleared by writing 0; they
cannot be set by writing 1 (even if 1 is written to them, the value is retained).
The initialization conditions are shown below.
UAnSTR register
UAnTSF bit
UAnPE, UAnFE, UAnOVE bits
UAnSLS2
This register can be set when the UAnPWR bit = 0 or when the UAnTXE bit = 0.
• The output level of the TXDAn pin can be inverted using the UAnTDL bit.
• This register can be set when the UAnPWR bit = 0 or when the UAnTXE bit = 0.
UAnRDL
• The input level of the RXDAn pin can be inverted using the UAnRDL bit.
• This register can be set when the UAnPWR bit = 0 or the UAnRXE bit = 0.
UAnTDL
1
1
1
0
0
0
0
1
0
1
0
1
UAnSLS1
Normal output of transfer data
Inverted output of transfer data
Normal input of transfer data
Inverted input of transfer data
Register/Bit
0
1
1
0
0
1
1
0
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
UAnSLS0
1
0
1
0
1
0
1
0
13-bit output (reset value)
14-bit output
15-bit output
16-bit output
17-bit output
18-bit output
19-bit output
20-bit output
Transmit data level bit
Receive data level bit
• Reset
• UAnCTL0.UAnPWR = 0
• UAnCTL0.UAnTXE = 0
• 0 write
• UAnCTL0.UAnRXE = 0
SBF transmit length selection
Initialization Conditions
Page 473 of 892
(2/2)

Related parts for UPD70F3743GJ-GAE-AX