MC68HC912B32CFU8 Freescale Semiconductor, MC68HC912B32CFU8 Datasheet - Page 62

no-image

MC68HC912B32CFU8

Manufacturer Part Number
MC68HC912B32CFU8
Description
IC MCU 32K FLASH 8MHZ 80-QFP
Manufacturer
Freescale Semiconductor
Series
HC12r
Datasheet

Specifications of MC68HC912B32CFU8

Core Processor
CPU12
Core Size
16-Bit
Speed
8MHz
Connectivity
SCI, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
63
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Eeprom Size
768 x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
80-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC912B32CFU8
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC912B32CFU8
Manufacturer:
FREESCALE
Quantity:
20 000
Central Processor Unit (CPU)
3.3.5 Program Counter
The program counter contains the address of the next instruction to be executed.
The program counter can also serve as an index register in all indexed addressing modes except
autoincrement and autodecrement.
3.3.6 Condition Code Register
S — Stop Disable Bit
X — XIRQ Interrupt Mask Bit
H — Half-Carry Flag
I — Interrupt Mask Bit
N — Negative Flag
Z — Zero Flag
V — Two’s Complement Overflow Flag
C — Carry/Borrow Flag
62
Reset:
Read:
Write:
Setting the S bit disables the STOP instruction.
Setting the X bit masks interrupt requests from the XIRQ pin.
The H flag is used only for BCD arithmetic operations. It is set when an ABA, ADD, or ADC instruction
produces a carry from bit 3 of accumulator A. The DAA instruction uses the H flag and the C flag to
adjust the result to the correct BCD format.
Setting the I bit disables maskable interrupt sources.
The N flag is set when the result of an operation is less than 0.
The Z flag is set when the result of an operation is all 0s.
The V flag is set when a two’s complement overflow occurs.
The C flag is set when an addition or subtraction operation produces a carry or borrow.
Bit 15
SP15
SP14
14
Reset:
Read:
Write:
SP13
13
U = Unaffected
Bit 7
S
1
SP12
12
Figure 3-9. Condition Code Register (CCR)
SP11
11
X
Figure 3-8. Program Counter (PC)
6
1
M68HC12B Family Data Sheet, Rev. 9.1
SP10
10
H
U
5
SP9
9
Unaffected by reset
SP8
8
4
1
I
SP7
7
N
U
3
SP6
6
SP5
U
2
Z
5
SP4
4
V
U
1
SP3
3
Freescale Semiconductor
Bit 0
C
U
SP2
2
SP1
1
Bit 0
SP0

Related parts for MC68HC912B32CFU8