MC68HC908GR8CP Freescale Semiconductor, MC68HC908GR8CP Datasheet - Page 325

no-image

MC68HC908GR8CP

Manufacturer Part Number
MC68HC908GR8CP
Description
IC MCU FLASH 8BIT 8MHZ 4K 28-DIP
Manufacturer
Freescale Semiconductor
Series
HC08r
Datasheets

Specifications of MC68HC908GR8CP

Core Processor
HC08
Core Size
8-Bit
Speed
8MHz
Connectivity
SCI, SPI
Peripherals
LVD, POR, PWM
Number Of I /o
17
Program Memory Size
7.5KB (7.5K x 8)
Program Memory Type
FLASH
Ram Size
384 x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 6x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
28-DIP (0.600", 15.24mm)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908GR8CP
Manufacturer:
SEMIKRON
Quantity:
15
Part Number:
MC68HC908GR8CP
Manufacturer:
FSC
Quantity:
25
Part Number:
MC68HC908GR8CP
Manufacturer:
MOT
Quantity:
9 000
MC68HC908GR8 — Rev 4.0
MOTOROLA
Address: $0011
SPRF — SPI Receiver Full Bit
ERRIE — Error Interrupt Enable Bit
OVRF — Overflow Bit
Reset:
Read:
Write:
Freescale Semiconductor, Inc.
This clearable, read-only flag is set each time a byte transfers from
the shift register to the receive data register. SPRF generates a CPU
interrupt request if the SPRIE bit in the SPI control register is set also.
During an SPRF CPU interrupt, the CPU clears SPRF by reading the
SPI status and control register with SPRF set and then reading the
SPI data register.
Reset clears the SPRF bit.
This read/write bit enables the MODF and OVRF bits to generate
CPU interrupt requests. Reset clears the ERRIE bit.
This clearable, read-only flag is set if software does not read the byte
in the receive data register before the next full byte enters the shift
register. In an overflow condition, the byte already in the receive data
register is unaffected, and the byte that shifted in last is lost. Clear the
OVRF bit by reading the SPI status and control register with OVRF set
and then reading the receive data register. Reset clears the OVRF bit.
For More Information On This Product,
Figure 20-14. SPI Status and Control Register (SPSCR)
1 = Receive data register full
0 = Receive data register not full
1 = MODF and OVRF can generate CPU interrupt requests
0 = MODF and OVRF cannot generate CPU interrupt requests
1 = Overflow
0 = No overflow
SPRF
Bit 7
0
Serial Peripheral Interface (SPI)
Go to: www.freescale.com
= Unimplemented
ERRIE
6
0
OVRF
5
0
MODF
4
0
SPTE
3
1
Serial Peripheral Interface (SPI)
MODFEN
2
0
SPR1
1
0
Technical Data
I/O Registers
SPR0
Bit 0
0
325

Related parts for MC68HC908GR8CP