MC68HC908GR16CFJ Freescale Semiconductor, MC68HC908GR16CFJ Datasheet - Page 125

• Manufacturer Part Number: MC68HC908GR16CFJ
• Description: IC MCU 16K FLASH 8MHZ SPI 32LQFP
• Manufacturer: Freescale Semiconductor
• Series: HC08r

Specifications of MC68HC908GR16CFJ

• Core Processor: HC08
• Core Size: 8-Bit
• Speed: 8MHz
• Connectivity: LIN, SCI, SPI
• Peripherals: LVD, POR, PWM
• Number Of I /o: 21
• Program Memory Size: 16KB (16K x 8)
• Program Memory Type: FLASH
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 32-LQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

When bit DDRAx is a 1, reading address $0000 reads the PTAx data latch. When bit DDRAx is a 0,
reading address $0000 reads the voltage level on the pin. The data latch can always be written,
regardless of the state of its data direction bit.
12.2.3 Port A Input Pullup Enable Register
The port A input pullup enable register (PTAPUE) contains a software configurable pullup device for each
of the eight port A pins. Each bit is individually configurable and requires that the data direction register,
DDRA, bit be configured as an input. Each pullup is automatically and dynamically disabled when a port
bit’s DDRA is configured for output mode.
PTAPUE7–PTAPUE0 — Port A Input Pullup Enable Bits
Freescale Semiconductor
1. X = Don’t care
2. I/O pin pulled up to V
3. Writing affects data register, but does not affect input.
4. Hi-Z = High impedance
PTAPUE
These writable bits are software programmable to enable pullup devices on an input port bit.
Bit
X
1
0
1 = Corresponding port A pin configured to have internal pullup
0 = Corresponding port A pin has internal pullup disconnected
Address:
DDRA
Reset:
Read:
Write:
Bit
0
0
1
Figure 12-5. Port A Input Pullup Enable Register (PTAPUE)
DD
PTAPUEx
READ DDRA ($0004)
WRITE DDRA ($0004)
WRITE PTA ($0000)
READ PTA ($0000)
PTAPUE7
$000D
by internal pullup device
Bit 7
PTA
X
0
Bit
X
X
(1)
PTAPUE6
Input, V
Input, Hi-Z
6
0
Table 12-2. Port A Pin Functions
RESET
MC68HC908GR16 Data Sheet, Rev. 5.0
I/O Pin
Output
Mode
Figure 12-4. Port A I/O Circuit
V
DD
DD
PTAPUE5
INTERNAL
PULLUP
DEVICE
(2)
(4)
5
0
Table 12-2
PTAPUE4
DDRAx
PTAx
Accesses to DDRA
4
0
DDRA7–DDRA0
DDRA7–DDRA0
DDRA7–DDRA0
Read/Write
PTAPUE3
summarizes the operation of the port A pins.
3
0
PTAPUE2
2
0
PTA7–PTA0
PTAPUE1
Read
Pin
Pin
1
0
Accesses to PTA
PTAPUE0
Bit 0
PTAx
0
PTA7–PTA0
PTA7–PTA0
PTA7–PTA0
Write
Port A
(3)
(3)
125