MC68HC711E9VFN2 Freescale Semiconductor, MC68HC711E9VFN2 Datasheet - Page 124

• Manufacturer Part Number: MC68HC711E9VFN2
• Description: IC MCU 12K OTP 2MHZ 52-PLCC
• Manufacturer: Freescale Semiconductor
• Series: HC11r

Specifications of MC68HC711E9VFN2

• Core Processor: HC11
• Core Size: 8-Bit
• Speed: 2MHz
• Connectivity: SCI, SPI
• Peripherals: POR, WDT
• Number Of I /o: 38
• Program Memory Size: 12KB (12K x 8)
• Program Memory Type: OTP
• Eeprom Size: 512 x 8
• Ram Size: 512 x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 8x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 105°C
• Package / Case: 52-PLCC
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

Resets and Interrupts
5.6.4 Software Interrupt (SWI)
5.6.5 Maskable Interrupts
5.6.6 Reset and Interrupt Processing
Technical Data
124
return address for the illegal opcode interrupt is the address of the first
byte of the illegal opcode. Otherwise, it would be almost impossible to
determine whether the illegal opcode had been one or two bytes. The
stacked return address can be used as a pointer to the illegal opcode so
the illegal opcode service routine can evaluate the offending opcode.
SWI is an instruction, and thus cannot be interrupted until complete. SWI
is not inhibited by the global mask bits in the CCR. Because execution
of SWI sets the I mask bit, once an SWI interrupt begins, other interrupts
are inhibited until SWI is complete, or until user software clears the I bit
in the CCR.
The maskable interrupt structure of the MCU can be extended to include
additional external interrupt sources through the IRQ pin. The default
configuration of this pin is a low-level sensitive wired-OR network. When
an event triggers an interrupt, a software accessible interrupt flag is set.
When enabled, this flag causes a constant request for interrupt service.
After the flag is cleared, the service request is released.
Figure 5-5
Figure 5-5
detection relates to normal opcode fetches.
of a block in
shows the resolution of interrupt sources within the SCI subsystem.
illustrates how the CPU begins from a reset and how interrupt
and
Figure 5-5
Resets and Interrupts
Figure 5-6
and illustrates interrupt priorities.
illustrate the reset and interrupt process.
Figure 5-6
M68HC11E Family — Rev. 3.2
is an expansion
Figure 5-7
MOTOROLA