MC68HC908SR12CB Freescale Semiconductor, MC68HC908SR12CB Datasheet - Page 309

• Manufacturer Part Number: MC68HC908SR12CB
• Description: IC MCU 12K FLASH 8MHZ 42-SDIP
• Manufacturer: Freescale Semiconductor
• Series: HC08r

Specifications of MC68HC908SR12CB

• Core Processor: HC08
• Core Size: 8-Bit
• Speed: 8MHz
• Connectivity: I²C, SCI
• Peripherals: LVD, POR, PWM, Temp Sensor
• Number Of I /o: 29
• Program Memory Size: 12KB (12K x 8)
• Program Memory Type: FLASH
• Ram Size: 512 x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 11x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 42-DIP (0.600", 15.24mm)
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

17.7.7 MMIIC CRC Data Register (MMCRCDR)
MC68HC908SR12•MC68HC08SR12 — Rev. 5.0
Freescale Semiconductor
Address:
In master mode, the data in the MMDRR is:
When the MMDRR is read by the CPU, the receive buffer full flag is
cleared (MMRXBF = 0), and the next received data is loaded to the
MMDRR. Each time when new data is loaded to the MMDRR, the
MMRXIF interrupt flag is set, indicating that new data is available in
MMDRR.
The sequence of events for slave receive and master receive are
illustrated in
When the MMIIC module is enabled, MMEN = 1, and the CRC buffer full
flag is set (MMCRCBF = 1), data in this read-only register contains the
generated CRC byte for the last byte of received or transmitted data.
A CRC byte is generated for each received and transmitted data byte
and loaded to the CRC data register. The MMCRCBF bit will be set to
indicate the CRC byte is ready in the CRC data register.
Reading the CRC data register clears the MMCRCBF bit. If the CRC
data register is not read, the MMCRCBF bit will be cleared by hardware
before the next CRC byte is loaded.
Reset:
Read:
Write:
•
•
•
the calling address from the master when the address match flag
is set (MMATCH = 1); or
the last data received when MMATCH = 0.
the last data received.
Figure 17-10. MMIIC CRC Data Register (MMCRCDR)
MMCRCD7 MMCRCD6 MMCRCD5 MMCRCD4 MMCRCD3 MMCRCD2 MMCRCD1 MMCRCD0
$004E
Bit 7
Multi-Master IIC Interface (MMIIC)
0
Figure
= Unimplemented
6
0
17-12.
5
0
4
0
3
0
Multi-Master IIC Interface (MMIIC)
2
0
MMIIC I/O Registers
1
0
Data Sheet
Bit 0
0
309