MC912D60ACPV8 Freescale Semiconductor, MC912D60ACPV8 Datasheet - Page 33

no-image

MC912D60ACPV8

Manufacturer Part Number
MC912D60ACPV8
Description
IC MCU 6K FLASH 8MHZ 112-LQFP
Manufacturer
Freescale Semiconductor
Series
HC12r
Datasheet

Specifications of MC912D60ACPV8

Core Processor
CPU12
Core Size
16-Bit
Speed
8MHz
Connectivity
CAN, MI Bus, SCI, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
68
Program Memory Size
60KB (60K x 8)
Program Memory Type
FLASH
Eeprom Size
1K x 8
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 16x8/10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
112-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC912D60ACPV8
Manufacturer:
FREESCALE
Quantity:
5 530
Part Number:
MC912D60ACPV8
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
MC912D60ACPV8
Manufacturer:
QFP
Quantity:
748
Part Number:
MC912D60ACPV8
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC912D60ACPV8
Manufacturer:
FREESCALE
Quantity:
20 000
2.4 Data Types
2.5 Addressing Modes
MC68HC912D60A — Rev. 3.1
Freescale Semiconductor
Condition Code Register (CCR) contains five status indicators, two
interrupt masking bits, and a STOP disable bit. The five flags are half
carry (H), negative (N), zero (Z), overflow (V), and carry/borrow (C). The
half-carry flag is used only for BCD arithmetic operations. The N, Z, V,
and C status bits allow for branching based on the results of a previous
operation.
After a reset, the CPU fetches a vector from the appropriate address and
begins executing instructions. The X and I interrupt mask bits are set to
mask any interrupt requests. The S bit is also set to inhibit the STOP
instruction.
The CPU12 supports the following data types:
A byte is eight bits wide and can be accessed at any byte location. A
word is composed of two consecutive bytes with the most significant
byte at the lower value address. There are no special requirements for
alignment of instructions or operands.
Addressing modes determine how the CPU accesses memory locations
to be operated upon. The CPU12 includes all of the addressing modes
of the M68HC11 CPU as well as several new forms of indexed
addressing.
Bit data
8-bit and 16-bit signed and unsigned integers
16-bit unsigned fractions
16-bit addresses
Table 2-1
Central Processing Unit
is a summary of the available addressing modes.
Central Processing Unit
Technical Data
Data Types
33

Related parts for MC912D60ACPV8