X40235S16I-AT1 Intersil, X40235S16I-AT1 Datasheet - Page 9

• Manufacturer Part Number: X40235S16I-AT1
• Description: IC VOLTAGE MON TRPL EE 16-SOIC
• Manufacturer: Intersil
• Type: Multi-Voltage Supervisorr

Specifications of X40235S16I-AT1

• Number Of Voltages Monitored: 3
• Output: Open Drain, Open Drain
• Reset: Active High/Active Low
• Reset Timeout: Adjustable/Selectable
• Voltage - Threshold: 1.75V, 2.2V, 2.95V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 16-SOIC (0.300", 7.5mm Width)
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

Serial Start Condition
All commands are preceded by the START condition,
which is a HIGH to LOW transition of SDA while SCL
is HIGH. The device continuously monitors the SDA
and SCL lines for the START condition and does not
respond to any command until this condition has been
met. See Figure 2.
Serial Stop Condition
All communications must be terminated by a STOP
condition, which is a LOW to HIGH transition of SDA
while SCL is HIGH. The STOP condition is also used
to place the device into the Standby power mode after
a read sequence. A STOP condition can only be
issued after the transmitting device has released the
bus. See Figure 2.
Serial Acknowledge
An ACKNOWLEDGE (ACK) is a software convention
used to indicate a successful data transfer. The trans-
mitting device, either master or slave, will release the
bus after transmitting eight bits. During the ninth clock
cycle, the receiver will pull the SDA line LOW to
ACKNOWLEDGE that it received the eight bits of data.
Refer to Figure 3
Data Output from
from Receiver
Data Output
Transmitter
SCL from
Master
SCL
SDA
9
Start
Figure 3.
Figure 2.
X40231, X40233, X40235, X40237, X40239
Acknowledge Response From Receiver
Start
1
Valid Start and Stop Conditions
The device will respond with an ACKNOWLEDGE
after recognition of a START condition if the correct
Device Identifier bits are contained in the Slave
Address Byte. If a write operation is selected, the
device will respond with an ACKNOWLEDGE after the
receipt of each subsequent eight bit word.
In the read mode, the device will transmit eight bits of
data, release the SDA line, then monitor the line for an
ACKNOWLEDGE. If an ACKNOWLEDGE is detected
and no STOP condition is generated by the master,
the device will continue to transmit data. The device
will terminate further data transmissions if an
ACKNOWLEDGE is not detected. The master must
then issue a STOP condition to place the device into a
known state.
DEVICE INTERNAL ADDRESSING
Addressing Protocol Overview
The user addressable internal components of the
X4023x can be split up into three main parts:
—One or Two Digitally Controlled Potentiometers
—EEPROM array
—Control and Status (CR) Register
(DCPs)
8
Stop
Acknowledge
9
April 11, 2005
FN8115.0