PCA9685PW/Q900,118 NXP Semiconductors, PCA9685PW/Q900,118 Datasheet
PCA9685PW/Q900,118
Specifications of PCA9685PW/Q900,118
Related parts for PCA9685PW/Q900,118
PCA9685PW/Q900,118 Summary of contents
Page 1
PCA9685 16-channel, 12-bit PWM Fm+ I Rev. 3 — 2 September 2010 1. General description The PCA9685 Red/Green/Blue/Amber (RGBA) color backlighting applications. Each LED output has its own 12-bit resolution (4096 steps) fixed frequency individual PWM controller ...
Page 2
... NXP Semiconductors The active LOW Output Enable input pin (OE) allows asynchronous control of the LED outputs and can be used to set all the outputs to a defined I state. The OE can also be used to externally ‘pulse width modulate’ the outputs, which is useful when multiple devices need to be dimmed or blinked together using software control ...
Page 3
... NXP Semiconductors 25 MHz typical internal oscillator requires no external components External 50 MHz (max.) clock input Internal power-on reset Noise filter on SDA/SCL inputs Edge rate control on outputs No output glitches on power-up Supports hot insertion Low standby current Operating power supply voltage range of 2 5.5 V 5.5 V tolerant inputs − ...
Page 4
... NXP Semiconductors 5. Block diagram PCA9685 SCL INPUT FILTER SDA POWER- RESET V SS PRESCALE 25 MHz OSCILLATOR EXTCLK OE Remark: Only one LED output shown for clarity. Fig 1. Block diagram of PCA9685 PCA9685 Product data sheet 16-channel, 12-bit PWM Fm C-BUS CONTROL PWM REGISTER X BRIGHTNESS CONTROL ...
Page 5
... NXP Semiconductors 6. Pinning information 6.1 Pinning LED0 LED1 LED2 LED3 LED4 LED5 LED6 LED7 V SS Fig 2. 6.2 Pin description Table 2. Symbol LED0 LED1 LED2 LED3 LED4 LED5 LED6 LED7 V SS LED8 LED9 LED10 LED11 PCA9685 Product data sheet 16-channel, 12-bit PWM Fm+ I ...
Page 6
... NXP Semiconductors Table 2. Symbol LED12 LED13 LED14 LED15 OE A5 EXTCLK SCL SDA V DD [1] HVQFN28 package die supply ground is connected to both V be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board and for proper heat conduction through the board, thermal vias need to be incorporated in the PCB in the thermal pad region ...
Page 7
... NXP Semiconductors • PCA9564 (0000 000) or PCA9665 (1110 000) slave address which is active on start-up • ‘reserved for future use’ I • slave devices that use the 10-bit addressing scheme (1111 0XX) • slave devices that are designed to respond to the General Call address (0000 000) which is used as the software reset address • ...
Page 8
... NXP Semiconductors 7.1.4 Software Reset I The address shown in performed by the master. The Software Reset address (SWRST Call) must be used with R/W = logic 0. If R/W = logic 1, the PCA9685 does not acknowledge the SWRST. See Section 7.6 “Software reset” Fig 5. Remark: The Software Reset regular I 7 ...
Page 9
... NXP Semiconductors 7.3 Register definitions Table 3. Register summary Register # Register # Name (decimal) (hex PCA9685 Product data sheet 16-channel, 12-bit PWM Fm MODE1 MODE2 SUBADR1 SUBADR2 SUBADR3 ALLCALLADR LED0_ON_L LED0_ON_H LED0_OFF_L LED0_OFF_H LED1_ON_L LED1_ON_H LED1_OFF_L LED1_OFF_H LED2_ON_L LED2_ON_H LED2_OFF_L LED2_OFF_H LED3_ON_L LED3_ON_H LED3_OFF_L ...
Page 10
... NXP Semiconductors Table 3. Register summary …continued Register # Register # Name (decimal) (hex PCA9685 Product data sheet 16-channel, 12-bit PWM Fm LED4_ON_L LED4_ON_H LED4_OFF_L LED4_OFF_H LED5_ON_L LED5_ON_H LED5_OFF_L LED5_OFF_H LED6_ON_L LED6_ON_H LED6_OFF_L LED6_OFF_H LED7_ON_L LED7_ON_H LED7_OFF_L LED7_OFF_H LED8_ON_L LED8_ON_H LED8_OFF_L LED8_OFF_H All information provided in this document is subject to legal disclaimers. ...
Page 11
... NXP Semiconductors Table 3. Register summary …continued Register # Register # Name (decimal) (hex PCA9685 Product data sheet 16-channel, 12-bit PWM Fm LED9_ON_L LED9_ON_H LED9_OFF_L LED9_OFF_H LED10_ON_L LED10_ON_H LED10_OFF_L LED10_OFF_H LED11_ON_L LED11_ON_H LED11_OFF_L LED11_OFF_H LED12_ON_L LED12_ON_H LED12_OFF_L LED12_OFF_H LED13_ON_L LED13_ON_H LED13_OFF_L LED13_OFF_H All information provided in this document is subject to legal disclaimers. ...
Page 12
... NXP Semiconductors Table 3. Register summary …continued Register # Register # Name (decimal) (hex ... reserved for future use 250 251 252 253 254 255 ... All further addresses are reserved for future use; reserved addresses will not be acknowledged. [1] Writes to PRE_SCALE register are blocked when SLEEP bit is logic 0 (MODE 1). ...
Page 13
... NXP Semiconductors 7.3.1 Mode register 1, MODE1 Table 4. MODE1 - Mode register 1 (address 00h) bit description Legend: * default value. Bit Symbol Access Value 7 RESTART EXTCLK R R SLEEP R SUB1 R SUB2 R SUB3 R ALLCALL R [1] When the Auto Increment flag is set the Control register is automatically incremented after a read or write. This allows the user to program the registers sequentially. It takes 500 μ ...
Page 14
... NXP Semiconductors 7.3.1.1 Restart mode If the PCA9685 is operating and the user decides to put the chip to sleep (setting MODE1 bit 4) without stopping any of the PWM channels, the RESTART bit (MODE1 bit 7) will be set to logic 1 at the end of the PWM refresh cycle. The contents of each PWM register are held valid when the clock is off ...
Page 15
... NXP Semiconductors 7.3.2 Mode register 2, MODE2 Table 5. MODE2 - Mode register 2 (address 01h) bit description Legend: * default value. Bit Symbol Access read only [1] 4 INVRT R/W 3 OCH R/W [1] 2 OUTDRV R/W [ OUTNE[1:0] R/W [1] See Section 7.7 “Using the PCA9685 with and without external drivers” ...
Page 16
... NXP Semiconductors Example 1: (assumes that the LED0 output is used and (delay time) + (PWM duty cycle) ≤ 100 %) Delay time = 10 %; PWM duty cycle = 20 % (LED on time = 20 %; LED off time = 80 %). Delay time = 409.6 ~ 410 counts = 19Ah. Since the counter starts at 0 and ends at 4095, we will subtract 1, so delay time = 199h counts. LED0_ON_H = 1h ...
Page 17
... NXP Semiconductors STOP 0 example 1 LEDn_ON 511 LEDn_OFF example 2 LEDn_ON 2047 LEDn_OFF example 3 LEDn_ON 1023 example 4 off LEDn_ON 1023 LEDn_OFF 1023 Example 1: LEDn_ON < LEDn_OFF Example 2: LEDn_ON > LEDn_OFF Example 3: LEDn_ON[12 LEDn_ON[11:0] = 1022; LEDn_OFF[12 LEDn_OFF[11:0] = don’t care Example 4: LEDn_ON[12 LEDn_OFF[12 LEDn_ON[11:0] = LEDn_OFF[11:0] Fig 9. ...
Page 18
... NXP Semiconductors STOP 0 register(s) updated in this cycle example 1 LEDn_ON 511 LEDn_OFF example 2 LEDn_ON 511 LEDn_OFF example 3 LEDn_ON 511 LEDn_OFF example 4 LEDn_ON 511 LEDn_OFF Example 1: LEDn_ON unchanged and LEDn_OFF decreased. Example 2: LEDn_ON increased and LEDn_OFF decreased. Example 3: LEDn_ON made > LEDn_OFF. Example 4: LEDn_OFF[12] set to 1. ...
Page 19
STOP 0 4095 0 register(s) updated in this cycle example 1 LEDn_ON 3071 LEDn_OFF example 2 LEDn_ON 3071 LEDn_OFF example 3 LEDn_ON 3071 LEDn_OFF on example 4 off LEDn_ON LEDn_OFF Example 1: LEDn_ON unchanged and LEDn_OFF decreased, but delay still ...
Page 20
... NXP Semiconductors Table 6. LED_ON, LED_OFF control registers (address 06h to 45h) bit description Legend: * default value. Address Register Bit 06h LED0_ON_L 7:0 07h LED0_ON_H 7:5 4 3:0 08h LED0_OFF_L 7:0 09h LED0_OFF_H 7:5 4 3:0 0Ah LED1_ON_L 7:0 0Bh LED1_ON_H 7:5 4 3:0 0Ch LED1_OFF_L ...
Page 21
... NXP Semiconductors Table 6. LED_ON, LED_OFF control registers (address 06h to 45h) bit description Legend: * default value. Address Register Bit 18h LED4_OFF_L 7:0 19h LED4_OFF_H 7:5 4 3:0 1Ah LED5_ON_L 7:0 1Bh LED5_ON_H 7:5 4 3:0 1Ch LED5_OFF_L 7:0 1Dh LED5_OFF_H 7:5 4 3:0 1Eh LED6_ON_L ...
Page 22
... NXP Semiconductors Table 6. LED_ON, LED_OFF control registers (address 06h to 45h) bit description Legend: * default value. Address Register Bit 2Ah LED9_ON_L 7:0 2Bh LED9_ON_H 7:5 4 3:0 2Ch LED9_OFF_L 7:0 2Dh LED9_OFF_H 7:5 4 3:0 2Eh LED10_ON_L 7:0 2Fh LED10_ON_H 7:5 4 3:0 30h LED10_OFF_L ...
Page 23
... NXP Semiconductors Table 6. LED_ON, LED_OFF control registers (address 06h to 45h) bit description Legend: * default value. Address Register Bit 3Ch LED13_OFF_L 7:0 3Dh LED13_OFF_H 7:5 4 3:0 3Eh LED14_ON_L 7:0 3Fh LED14_ON_H 7:5 4 3:0 40h LED14_OFF_L 7:0 41h LED14_OFF_H 7:5 4 3:0 42h LED15_ON_L ...
Page 24
... NXP Semiconductors 7.3.4 ALL_LED_ON and ALL_LED_OFF control The ALL_LED_ON and ALL_LED_OFF registers allow just four I to fill all the ON and OFF registers with the same patterns. Table 7. ALL_LED_ON and ALL_LED_OFF control registers (address FAh to FEh) bit description Legend: * default value. Address Register ...
Page 25
... NXP Semiconductors 7.3.6 SUBADR1 to SUBADR3, I Table 8. Legend: * default value. Address Register 02h 03h 04h Subaddresses are programmable through the I E4h, E8h, and the device(s) will not acknowledge these addresses right after power-up (the corresponding SUBx bit in MODE1 register is equal to 0). Once subaddresses have been programmed to their right values, SUBx bits need to be set to logic 1 in order to have the device acknowledging these addresses (MODE1 register) ...
Page 26
... NXP Semiconductors 7.4 Active LOW output enable input The active LOW output enable (OE) pin, allows to enable or disable all the LED outputs at the same time. • When a LOW level is applied to OE pin, all the LED outputs are enabled and follow the output state defined in the LEDn_ON and LEDn_OFF registers with the polarity defined by INVRT bit (MODE2 register). • ...
Page 27
... NXP Semiconductors 7.6 Software reset The Software Reset Call (SWRST Call) allows all the devices in the I the power-up state value through a specific formatted I correctly, it implies that the I bus. The SWRST Call function is defined as the following START command is sent by the I 2. The reserved SWRST I sent by the I 3 ...
Page 28
... NXP Semiconductors 7.7 Using the PCA9685 with and without external drivers The PCA9685 LED output drivers are 5.5 V only tolerant and can sink the device needs to drive LEDs to a higher voltage and/or higher current, use of an external driver is required. • INVRT bit (MODE2 register) can be used to keep the LED PWM control firmware the same independently of the type of external driver ...
Page 29
... NXP Semiconductors 8. Characteristics of the I 2 The I C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device ...
Page 30
... NXP Semiconductors SDA SCL MASTER TRANSMITTER/ RECEIVER Fig 18. System configuration 8.3 Acknowledge The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse ...
Page 31
... NXP Semiconductors 9. Bus transactions slave address START condition (1) See Table 3 for register definition. Fig 20. Write to a specific register slave address START condition R/W acknowledge from slave LED15_OFF_L register (cont.) A acknowledge from slave Fig 21. Write to all registers using the Auto-Increment feature; AI initially clear ...
Page 32
... NXP Semiconductors slave address START condition slave address (cont ReSTART condition data from LED15_OFF_H register not acknowledge Fig 22. Read all registers using the Auto-Increment feature; AI initially clear slave address START condition R/W acknowledge from slave ALL_LED_OFF_L register (cont.) A acknowledge from slave Fig 23. Write to ALL_LED_ON and ALL_LED_OFF registers using the Auto-Increment feature ...
Page 33
... NXP Semiconductors slave address (1) sequence ( START condition slave address (1) sequence ( START condition LEDALLCALL I sequence ( START condition acknowledge devices configured for the new LEDALLCALL I (cont ALL_LED_ON_H control register (1) In this example, several PCA9685s are used and the same sequences (A) and (B) above are sent to each of them. ...
Page 34
... NXP Semiconductors 10. Application design-in information V = 2 C-BUS/SMBus MASTER SDA SCL C-bus address = 1010 101x. All 16 of the LEDn outputs configurable as either open-drain or totem pole. Mixing of configuration is not possible. Remark: Set INVRT = 0, OUTDRV = 1, OUTNE = 01 (MODE2 register bits) (1) Resistor value should be chosen by referencing section 7 of UM10204, “I (2) OE requires pull-up resistor if control signal from the master is open-drain ...
Page 35
... NXP Semiconductors Question 1: What kind of edge rate control is there on the outputs? • The typical edge rates depend on the output configuration, supply voltage, and the applied load. The outputs can be configured as either open-drain NMOS or totem pole outputs. If the customer is using the part to directly drive LEDs, they should be using open-drain NMOS, if they are concerned about the maximum I bounce ...
Page 36
... NXP Semiconductors (1) Resistor value should be chosen by referencing Section 7 of UM10204, “I (2) OE requires pull-up resistor if control signal from the master is open-drain. Fig 27. LCD backlighting application PCA9685 Product data sheet 16-channel, 12-bit PWM Fm+ I LED supply V = 2 (1) (1) ASIC/MICRO SDA SCL ...
Page 37
... NXP Semiconductors 11. Limiting values Table 12. In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol I/O I O(LEDn tot T stg T amb 12. Static characteristics Table 13. Static characteristics Symbol Parameter Supply V supply voltage DD I supply current DD I standby current stb V power-on reset voltage POR Input SCL ...
Page 38
... NXP Semiconductors Table 13. Static characteristics Symbol Parameter Address inputs; OE input; EXTCLK V LOW-level input voltage IL V HIGH-level input voltage IH I input leakage current LI C input capacitance i [1] V must be lowered to 0 order to reset part. DD [2] Each bit must be limited to a maximum and the total package limited to 400 mA due to internal busing limits. ...
Page 39
Dynamic characteristics Table 14. Dynamic characteristics Symbol Parameter Conditions f SCL clock frequency SCL f frequency on pin EXTCLK EXTCLK t bus free time between a STOP BUF and START condition t hold time (repeated) START HD;STA condition t ...
Page 40
Table 14. Dynamic characteristics …continued Symbol Parameter Conditions t OFF-state to HIGH propagation OE to LEDn; PZH delay OUTNE[1: MODE2 register t LOW to HIGH propagation delay OE to LEDn; PLH OUTNE[1: ...
Page 41
... NXP Semiconductors SDA t BUF t LOW SCL t HD;STA P S Fig 31. Definition of timing protocol SCL SDA Fig 32. I Fig 33. t PCA9685 Product data sheet 16-channel, 12-bit PWM Fm HD;DAT HIGH SU;DAT START bit 7 bit 6 condition MSB (A6) (S) (A7 SU;STA LOW HIGH SCL t t BUF HD;STA SU ...
Page 42
... NXP Semiconductors 14. Test information Fig 34. Test circuitry for switching times Fig 35. Test circuitry for switching times for enable/disable Table 15. Test PLZ PZL PHZ PZH PCA9685 Product data sheet 16-channel, 12-bit PWM Fm PULSE GENERATOR R = Load resistor for LEDn Load capacitance includes jig and probe capacitance. ...
Page 43
... NXP Semiconductors 15. Package outline TSSOP28: plastic thin shrink small outline package; 28 leads; body width 4 pin 1 index 1 DIMENSIONS (mm are the original dimensions) A UNIT max. 0.15 0.95 mm 1.1 0.25 0.05 0.80 Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. ...
Page 44
... NXP Semiconductors HVQFN28: plastic thermal enhanced very thin quad flat package; no leads; 28 terminals; body 0.85 mm terminal 1 index area terminal 1 28 index area DIMENSIONS (mm are the original dimensions) (1) A UNIT max. 0.05 0. 0.2 0.00 0.25 Note 1. Plastic or metal protrusions of 0.075 mm maximum per side are not included. ...
Page 45
... NXP Semiconductors 16. Handling information All input and output pins are protected against ElectroStatic Discharge (ESD) under normal handling. When handling ensure that the appropriate precautions are taken as described in JESD625-A or equivalent standards. 17. Soldering of SMD packages This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 “ ...
Page 46
... NXP Semiconductors • Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave • Solder bath specifications, including temperature and impurities 17.4 Reflow soldering Key characteristics in reflow soldering are: • ...
Page 47
... NXP Semiconductors Fig 38. Temperature profiles for large and small components For further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow soldering description”. 18. Abbreviations Table 18. Acronym CDM DUT EMI ESD HBM 2 I C-bus LCD LED LSB MM MSB NMOS PCB ...
Page 48
... NXP Semiconductors 19. Revision history Table 19. Revision history Document ID Release date PCA9685 v.3 20100902 • Modifications: Table 1 “Ordering to “P9685” PCA9685 v.2 20090716 PCA9685 v.1 20080724 PCA9685 Product data sheet 16-channel, 12-bit PWM Fm+ I Data sheet status Change notice Product data sheet - information” ...
Page 49
... In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or ...
Page 50
... PCA9685 Product data sheet 16-channel, 12-bit PWM Fm+ I own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors’ standard warranty and NXP Semiconductors’ product specifications. ...
Page 51
... NXP Semiconductors 22. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features and benefits . . . . . . . . . . . . . . . . . . . . 2 3 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 4 Ordering information . . . . . . . . . . . . . . . . . . . . . 3 5 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 4 6 Pinning information . . . . . . . . . . . . . . . . . . . . . . 5 6.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 6.2 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 5 7 Functional description . . . . . . . . . . . . . . . . . . . 6 7.1 Device addresses . . . . . . . . . . . . . . . . . . . . . . . 6 2 7.1.1 Regular I C-bus slave address 7.1.2 LED All Call I C-bus address ...