TDA7541W STMicroelectronics, TDA7541W Datasheet - Page 38

no-image

TDA7541W

Manufacturer Part Number
TDA7541W
Description
IC TUNER AM/FM CAR RADIO 64-LQFP
Manufacturer
STMicroelectronics
Datasheet

Specifications of TDA7541W

Modulation Or Protocol
AM, FM
Applications
Automotive Audio
Current - Receiving
48mA
Data Interface
PCB, Surface Mount
Antenna Connector
PCB, Surface Mount
Voltage - Supply
7.7 V ~ 9 V
Operating Temperature
-40°C ~ 85°C
Package / Case
64-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Frequency
-
Sensitivity
-
Memory Size
-
Data Rate - Maximum
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TDA7541WAC6
Manufacturer:
ST
0
Part Number:
TDA7541WACH
Manufacturer:
ST
Quantity:
1 100
Part Number:
TDA7541WACH
Manufacturer:
ST
0
Part Number:
TDA7541WBBH
Manufacturer:
ST
0
Functional description
4.4.2
4.5
38/75
Low noise CMOS op-amp
An internal voltage divider at pin 19 connects the positive input of the low noise op-amp. The
charge pump output connects the negative input. This internal amplifier in cooperation with
external components can provide an active filter. The negative input is switchable to two
input pins, to increase the flexibility in application. While the high current mode is activated
LPHC output is switched on.
Antenna DAC
For tuning of FM antenna tank circuit two different modes are available (TVM). One is the
auto-alignment measurement of VCO tuning voltage with offset of 8-bit DAC (TVO). The
other one is an adjustment of 8-bit DAC independent on PLL tracking. For big differences
between VCO tuning voltage and antenna tank control voltage an additional constant offset
voltage can be switched to antenna circuit (TVO+).
IF counter block
The aim of IF counter is it to measure the intermediate frequency of the tuner. The input
signals are the output level of 10.7 MHz IF-limiter in FM and output level of 450 kHz IF-
limiter in AM.
The grade of integration is adjustable by different measuring cycle times (IFS). The
tolerance of the accepted count value is adjustable too (EW), to reach an optimum
compromise for search speed and precision of the evaluation.
Sampling timer
A sampling timer generates the gate signal for the main counter. The basically sampling
time are in FM 6.25 kHz (t
asynchronous divider to generate several sampling times.
Intermediate frequency main counter
This counter is an 11 - 21-bit synchronous auto reload down counter. The counter length is
automatic adjusted to the chosen sampling time and the counter mode (FM or AM).
At the start the counter will be loaded with a defined value which is an equivalent to the
divider value (t
If a correct frequency is applied to the IF counter frequency input at the end of the sampling
time the main counter is changing its state. This is detected by control logic and an external
search stop output is changing from LOW to HIGH.
The IF counter is started only by the in lock information from the PLL part.
I
The TDA7541 supports the I
data onto the bus as a transmitter, and the receiving device as the receiver. The device that
controls the transfer is a master and device being controlled is the slave. The master will
always initiate data transfer and provide the clock to transmit or receive operations.
2
C bus interface
Sample
x f
IF
).
TIM
2
C bus protocol. This protocol defines any device that sends
= 160 s) and in AM 1 kHz (t
Doc ID 13686 Rev 4
TIM
= 1 ms). This is followed by an
TDA7541

Related parts for TDA7541W