A42MX24-PLG84 Actel, A42MX24-PLG84 Datasheet - Page 42
![no-image](/images/manufacturer_photos/0/0/8/actel_sml.jpg)
A42MX24-PLG84
Manufacturer Part Number
A42MX24-PLG84
Description
FPGA - Field Programmable Gate Array 36K System Gates
Manufacturer
Actel
Datasheet
1.A40MX04-PLG44.pdf
(124 pages)
Specifications of A42MX24-PLG84
Processor Series
A42MX24
Core
IP Core
Number Of Macrocells
912
Maximum Operating Frequency
250 MHz
Number Of Programmable I/os
140
Delay Time
5.6 ns
Supply Voltage (max)
5.5 V
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Development Tools By Supplier
Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA
Mounting Style
SMD/SMT
Supply Voltage (min)
3 V
Number Of Gates
36 K
Package / Case
PLCC-84
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
A42MX24-PLG84
Manufacturer:
Actel
Quantity:
135
Company:
Part Number:
A42MX24-PLG84I
Manufacturer:
Microsemi SoC
Quantity:
10 000
Timing Characteristics
Table 28 •
1 -3 6
Parameter Description
Logic Module Propagation Delays
t
t
t
t
t
Logic Module Predicted Routing Delays
t
t
t
t
t
Logic Module Sequential Timing
t
t
t
t
t
t
t
f
Input Module Propagation Delays
t
t
Notes:
1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating
2. Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility.
3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer tool from the Designer software to check the hold
4. Delays based on 35pF loading.
PD1
PD2
CO
GO
RS
RD1
RD2
RD3
RD4
RD8
SUD
HD
SUENA
HENA
WCLKA
WASYN
A
MAX
INYH
INYL
40MX and 42MX FPGA Families
3
device performance. Post-route timing analysis or simulation is required to determine actual performance.
time for this macro.
A40MX02 Timing Characteristics (Nominal 5.0V Operation)
(Worst-Case Commercial Conditions, V
Single Module
Dual-Module Macros
Sequential Clock-to-Q
Latch G-to-Q
Flip-Flop (Latch) Reset-to-Q
FO=1 Routing Delay
FO=2 Routing Delay
FO=3 Routing Delay
FO=4 Routing Delay
FO=8 Routing Delay
Flip-Flop (Latch) Data Input Set-Up
Flip-Flop (Latch) Data Input Hold
Flip-Flop (Latch) Enable Set-Up
Flip-Flop (Latch) Enable Hold
Flip-Flop (Latch)
Clock Active Pulse Width
Flip-Flop (Latch)
Asynchronous Pulse Width
Flip-Flop Clock Input Period
Flip-Flop (Latch) Clock
Frequency (FO = 128)
Pad-to-Y HIGH
Pad-to-Y LOW
2
1
Min. Max. Min. Max. Min. Max. Min. Max. Min. Max.
‘–3’ Speed
3.1
0.0
3.1
0.0
3.3
3.3
4.8
CC
181
1.2
1.2
1.2
1.2
2.7
1.3
1.8
2.3
2.9
4.9
0.7
0.6
= 4.75V, T
v6.1
‘–2’ Speed
3.5
0.0
3.5
0.0
3.8
3.8
5.6
J
= 70°C)
168
1.4
3.1
1.4
1.4
1.4
1.5
2.1
2.7
3.3
5.7
0.8
0.7
‘–1’ Speed
4.0
0.0
4.0
0.0
4.3
4.3
6.3
154
1.6
3.5
1.6
1.6
1.6
1.7
2.4
3.0
3.7
6.5
0.9
0.8
‘Std’ Speed
4.7
0.0
4.7
0.0
5.0
5.0
7.5
134
1.9
4.1
1.9
1.9
1.9
2.0
2.8
3.6
4.4
7.6
1.1
1.0
10.4
‘–F’ Speed
6.6
0.0
6.6
0.0
7.0
7.0
10.6
2.7
5.7
2.7
2.7
2.7
2.8
3.9
5.0
6.1
1.5
1.3
80
Units
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns