EVAL-ADF4001EBZ2 Analog Devices Inc, EVAL-ADF4001EBZ2 Datasheet - Page 10
![BOARD EVAL FOR ADF4001](/photos/18/31/183116/eval-adf4001ebz2_sml.jpg)
EVAL-ADF4001EBZ2
Manufacturer Part Number
EVAL-ADF4001EBZ2
Description
BOARD EVAL FOR ADF4001
Manufacturer
Analog Devices Inc
Datasheet
1.ADF4001BRUZ.pdf
(16 pages)
Specifications of EVAL-ADF4001EBZ2
Main Purpose
Timing, Clock Generator
Embedded
No
Utilized Ic / Part
ADF4001
Primary Attributes
1 Input, 1 Output
Secondary Attributes
2.7 V ~ 5.5 V Supply
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
ADF4001
X = DON’T CARE
RESERVED
DB23
X
DB22
X
CE PIN
0
1
1
1
DB21
PD2
DB20
CPI6
PD2
X
X
0
1
CURRENT
SETTING
CPI6
CPI3
0
0
0
0
1
1
1
1
DB19
CPI5
2
PD1
X
0
1
1
DB18
CPI4
CPI5
CPI2
TC4
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
1
1
0
0
1
1
DB17
CPI3
MODE
ASYNCHRONOUS POWER-DOWN
NORMAL OPERATION
ASYNCHRONOUS POWER-DOWN
SYNCHRONOUS POWER-DOWN
CURRENT
SETTING
CP14
CPI1
TC3
0
1
0
1
0
1
0
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
DB16
CPI2
1
DB15 DB14
CPI1
TC2
2.7k
1.088
2.176
3.264
4.352
5.44
6.528
7.616
8.704
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
TC4
Table V. Function Latch Map
TIMER COUNTER
DB13
I
4.7k
0.625
1.25
1.875
2.5
3.125
3.75
4.375
5.0
TC1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
CP
TC3
CONTROL
(mA)
DB12
TC2
–10–
(PFD CYCLES)
10k
0.294
0.588
0.882
1.176
1.47
1.764
2.058
2.352
TIMEOUT
3
7
11
15
19
23
27
31
35
39
43
47
51
55
59
63
DB11
TC1
F4
0
1
1
DB10
F5
F5
X
0
1
DB9
F4
F3
0
1
M3
0
0
0
0
1
1
1
1
FASTLOCK MODE
FASTLOCK DISABLED
FASTLOCK MODE 1
FASTLOCK MODE 2
DB8
F3
CHARGE PUMP OUTPUT
NORMAL
THREE-STATE
F2
0
1
M2
0
0
1
1
0
0
1
1
DB7
F2
PHASE DETECTOR
POLARITY
NEGATIVE
POSITIVE
DB6
M3
M1
0
1
0
1
0
1
0
1
CONTROL
MUXOUT
DB5
M2
OUTPUT
THREE-STATE OUTPUT
DIGITAL LOCK DETECT
N DIVIDER OUTPUT
AVDD
R DIVIDER OUTPUT
N-CHANNEL OPEN-DRAIN
LOCK DETECT
SERIAL DATA OUTPUT
DGND
DB4
M1
DB3
PD1
F1
0
1
DB2
F1
C2 (1) C1 (0)
COUNTER
OPERATION
NORMAL
R, N COUNTER
HELD IN RESET
DB1
CONTROL
BITS
DB0
REV. A