DP83815DUJB National Semiconductor, DP83815DUJB Datasheet - Page 72
![IC, ENET CTRL 10BASET, 100MBPS, LBGA-160](/photos/19/0/190058/4551706_sml.jpg)
DP83815DUJB
Manufacturer Part Number
DP83815DUJB
Description
IC, ENET CTRL 10BASET, 100MBPS, LBGA-160
Manufacturer
National Semiconductor
Datasheet
1.DP83815DUJB.pdf
(108 pages)
Specifications of DP83815DUJB
Data Rate
100Mbps
Ethernet Type
10BASE-T
Supply Current
170mA
Supply Voltage Range
3V To 3.6V
Operating Temperature Range
0°C To +70°C
No. Of Pins
160
Termination Type
SMD
Filter Terminals
SMD
Rohs Compliant
No
Data Rate Max
100Mbps
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DP83815DUJB
Manufacturer:
NS
Quantity:
996
Company:
Part Number:
DP83815DUJB
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
DP83815DUJB
Manufacturer:
NS/国半
Quantity:
20 000
Company:
Part Number:
DP83815DUJB/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
4.0 Register Set
4.3.9 PHY Status Register
This register provides a single location within the register set for quick access to commonly accessed information.
15:14
10:0
Bit
Bit
12
11
13
12
11
10
9
8
7
Receive Error
Signal Detect Signal Detect: Default: 0, RO/LL
De-scrambler
False Carrier
Sense Latch
MII Interrupt
Bit Name
Bit Name
Reserved
Received
TOG_TX
Polarity
CODE
Status
ACK2
Latch
Page
Lock
Offset: 00C0h
(Continued)
Tag: PHYSTS
Acknowledge2: Default: 0
1 = Will comply with message
0 = Cannot comply with message
Acknowledge2 is used by the next page function to indicate that Local Device has the ability to comply
with the message received.
Toggle: Default: 0, RO
1 = Value of toggle bit in previously transmitted Link Code Word was 0
0 = Value of toggle bit in previously transmitted Link Code Word was 1
Toggle is used by the Arbitration function within Auto-Negotiation to ensure synchronization with the Link
Partner during Next Page exchange. This bit shall always take the opposite value of the Toggle bit in the
previously exchanged Link Code Word.
Code Field: Default: <000 0000 0001>
This field represents the code field of the next page transmission. If the MP bit is set (bit 13 of this
register), then the code shall be interpreted as a "Message Page”, as defined in annex 28C of IEEE
802.3u. Otherwise, the code shall be interpreted as an "Un-formatted Page”, and the interpretation is
application specific.
The default value of the CODE represents a Null Page as defined in Annex 28C of IEEE 802.3u.
Reserved: Write ignored, read as 0.
Receive Error Latch:
This bit will be cleared upon a read of the RECR register.
1 = Receive error event has occurred since last read of RXERCNT (address 0xD4)
0 = No receive error event has occurred
Polarity Status:
This bit is a duplication of bit 4 in the TBTSCR register. This bit will be cleared upon a read of the TBTSCR
register, but not upon a read of the PHYSTS register.
1 = Inverted Polarity detected
0 = Correct Polarity detected
False Carrier Sense Latch: Default: 0, RO/LH
This bit will be cleared upon a read of the FCSR register.
1 = False Carrier event has occurred since last read of FCSCR (address 0xD0)
0 = No False Carrier event has occurred
100BASE-TX unconditional Signal Detect from PMD.
De-scrambler Lock: Default: 0, RO/LL
100BASE-TX De-scrambler Lock from PMD.
Link Code Word Page Received:
This is a duplicate of the Page Received bit in the ANER register, but this bit will not be cleared upon a
read of the PHYSTS register.
1 = A new Link Code Word Page has been received. Cleared on read of the ANER (address 0x06, bit 1)
0 = Link Code Word Page has not been received
MII Interrupt Pending: Default: 0, RO/LH
1 = Indicates that an internal interrupt is pending, cleared by the current read
0 = No interrupt pending
Access: Read Only
Size: 16 bits
72
Description
Description
Hard Reset: 0000h
www.national.com