DS90LV019TM National Semiconductor, DS90LV019TM Datasheet - Page 7

LVDS PHY TRANSCEIVER 155MBS, SOIC8

DS90LV019TM

Manufacturer Part Number
DS90LV019TM
Description
LVDS PHY TRANSCEIVER 155MBS, SOIC8
Manufacturer
National Semiconductor
Datasheet

Specifications of DS90LV019TM

Supply Voltage Range
3V To 3.6V, 4.5V To 5.5V
Digital Ic Case Style
SOIC
No. Of Pins
14
Operating Temperature Range
-40°C To +85°C
Svhc
No SVHC (15-Dec-2010)
Operating Temperature Max
85°C
Base Number
90
Data Rate
100Mbps
Rohs Compliant
Yes
Supply Current
12mA
Driver Case Style
TSSOP
Device Type
Driver / Receiver
Filter Terminals
SMD
Data Rate Max
100Mbps
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS90LV019TM
Manufacturer:
NS
Quantity:
545
Part Number:
DS90LV019TM
Manufacturer:
LATTICE
Quantity:
1
Part Number:
DS90LV019TM
Manufacturer:
MOT
Quantity:
60
Part Number:
DS90LV019TM
Manufacturer:
NS/国半
Quantity:
20 000
Company:
Part Number:
DS90LV019TM
Quantity:
7 000
Part Number:
DS90LV019TM/NOPB
Manufacturer:
TI
Quantity:
1 500
Part Number:
DS90LV019TM/NOPB
Manufacturer:
National Semiconductor
Quantity:
1 983
Part Number:
DS90LV019TMTC
Manufacturer:
national
Quantity:
246
Part Number:
DS90LV019TMTCX
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
DS90LV019TMX
Manufacturer:
NS/国半
Quantity:
20 000
Test Circuits and Timing Waveforms
Typical Application Diagram
Applications Information
The DS90LV019 has two control pins, which allows the de-
vice to operate as a driver, a receiver or both driver and a re-
ceiver at the same time. There are a few common practices
which should be implied when designing PCB for LVDS sig-
naling. Recommended practices are:
• Use at least 4 PCB board layer (LVDS signals, ground,
• Keep drivers and receivers as close to the (LVDS port
• Bypass each LVDS device and also use distributed bulk
power and TTL signals).
side) connector as possible.
capacitance. Surface mount capacitors placed close to
power and ground pins work best. Two or three multi-
layer ceramic (MLC) surface mount capacitors 0.1 µF,
FIGURE 9. Receiver TRI-STATE Delay Waveforms TRI-STATE Delay Waveforms
FIGURE 10. Terminated Input Fail-Safe Circuit
(Continued)
7
MEDIA (CABLE AND CONNECTOR) SELECTION:
• Use controlled impedance traces which match the differ-
• Use the termination resistor which best matches the dif-
• Isolate TTL signals from LVDS signals.
• Use controlled impedance media. The cables and con-
and 0.01 µF in parallel should be used between each V
and ground. The capacitors should be as close as pos-
sible to the V
ential impedance of your transmission medium (i.e.,
Cable) and termination resistor.
ferential impedance of your transmission line.
nectors should have a matched differential impedance of
about 100 .
DS100053-13
CC
pin.
DS100053-11
DS100053-12
www.national.com
CC

Related parts for DS90LV019TM