DSPIC30F5011-20I/PTG Microchip Technology, DSPIC30F5011-20I/PTG Datasheet - Page 40

• Manufacturer Part Number: DSPIC30F5011-20I/PTG
• Description: IC, DSC, 16BIT, 66KB, 40MHZ 5.5V TQFP-64
• Manufacturer: Microchip Technology
• Series: DsPIC30Fr

Specifications of DSPIC30F5011-20I/PTG

• Core Frequency: 40MHz
• Core Supply Voltage: 5.5V
• Embedded Interface Type: CAN, I2C, SPI, UART
• No. Of I/o's: 52
• Flash Memory Size: 66KB
• Supply Voltage Range: 2.5V To 5.5V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

dsPIC30F5011/5013
Address Error Trap:
This trap is initiated when any of the following
circumstances occurs:
• A misaligned data word access is attempted.
• A data fetch from an unimplemented data memory
• A data access of an unimplemented program
• An instruction fetch from vector space is
• Execution of a “BRA #literal” instruction or a
• Executing instructions after modifying the PC to
Stack Error Trap:
This trap is initiated under the following conditions:
• The Stack Pointer is loaded with a value which is
• The Stack Pointer is loaded with a value which is
Oscillator Fail Trap:
This trap is initiated if the external oscillator fails and
operation becomes reliant on an internal RC backup.
DS70116H-page 40
location is attempted.
memory location is attempted.
attempted.
Note:
“GOTO #literal” instruction, where literal is
an unimplemented program memory address.
point to unimplemented program memory
addresses. The PC may be modified by loading a
value into the stack and executing a RETURN
instruction.
greater than the (user programmable) limit value
written into the SPLIM register (stack overflow).
less than 0x0800 (simple stack underflow).
In the MAC class of instructions, wherein
the data space is split into X and Y data
space, unimplemented X space includes
all of Y space, and unimplemented Y
space includes all of X space.
4.3.2
It is possible that multiple traps can become active
within the same cycle (e.g., a misaligned word stack
write to an overflowed address). In such a case, the
fixed priority shown in Figure 4-2 is implemented,
which may require the user to check if other traps are
pending, in order to completely correct the fault.
Soft traps include exceptions of priority level 8 through
level 11, inclusive. The arithmetic error trap (level 11)
falls into this category of traps.
Hard traps include exceptions of priority level 12
through level 15, inclusive. The address error (level
12), stack error (level 13) and oscillator error (level 14)
traps fall into this category.
Each hard trap that occurs must be acknowledged
before code execution of any type may continue. If a
lower priority hard trap occurs while a higher priority
trap is pending, acknowledged, or is being processed,
a hard trap conflict will occur.
The device is automatically Reset in a hard trap conflict
condition. The TRAPR Status bit (RCON<15>) is set
when the Reset occurs, so that the condition may be
detected in software.
FIGURE 4-1:
AIVT
IVT
HARD AND SOFT TRAPS
Address Error Trap Vector
Address Error Trap Vector
Oscillator Fail Trap Vector
Oscillator Fail Trap Vector
Reset - GOTO Instruction
Stack Error Trap Vector
Stack Error Trap Vector
Math Error Trap Vector
Math Error Trap Vector
Reset - GOTO Address
Interrupt 52 Vector
Interrupt 52 Vector
Interrupt 53 Vector
Interrupt 53 Vector
Interrupt 0 Vector
Interrupt 1 Vector
Interrupt 0 Vector
Interrupt 1 Vector
Reserved Vector
Reserved Vector
Reserved Vector
Reserved Vector
Reserved Vector
Reserved Vector
TRAP VECTORS
© 2008 Microchip Technology Inc.
Reserved
Reserved
Reserved
Reserved
—
—
—
—
—
—
0x000000
0x000014
0x0000FE
0x000002
0x000004
0x000094
0x00007E
0x000082
0x000084
0x000080