LPC1768FBD100 NXP Semiconductors, LPC1768FBD100 Datasheet - Page 21
LPC1768FBD100
Manufacturer Part Number
LPC1768FBD100
Description
IC, 32BIT MCU ARM CORTEX 100MHZ LQFP-100
Manufacturer
NXP Semiconductors
Datasheet
1.OM11043.pdf
(79 pages)
Specifications of LPC1768FBD100
Controller Family/series
(ARM Cortex)
No. Of I/o's
70
Ram Memory Size
64KB
Cpu Speed
100MHz
No. Of Timers
4
Interface
CAN, I2C, SPI, UART
Core Size
32 Bit
Program Memory Size
512KB
Oscillator Type
External, Internal
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LPC1768FBD100
Manufacturer:
ST
Quantity:
1 001
Company:
Part Number:
LPC1768FBD100
Manufacturer:
NXP
Quantity:
5 530
Part Number:
LPC1768FBD100
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
LPC1768FBD100+551
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
LPC1768FBD100,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
LPC1768FBD100,551
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
LPC1768FBD100/CP3282
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
LPC1768FBD100K
Manufacturer:
NXP/恩智浦
Quantity:
20 000
NXP Semiconductors
LPC1769_68_67_66_65_64_63
Product data sheet
7.7.1 Features
7.7.2 Interrupt sources
7.7 Nested Vectored Interrupt Controller (NVIC)
7.8 Pin connect block
7.9 General purpose DMA controller
The NVIC is an integral part of the Cortex-M3. The tight coupling to the CPU allows for low
interrupt latency and efficient processing of late arriving interrupts.
Each peripheral device has one interrupt line connected to the NVIC but may have several
interrupt flags. Individual interrupt flags may also represent more than one interrupt
source.
Any pin on Port 0 and Port 2 (total of 42 pins) regardless of the selected function, can be
programmed to generate an interrupt on a rising edge, a falling edge, or both.
The pin connect block allows selected pins of the microcontroller to have more than one
function. Configuration registers control the multiplexers to allow connection between the
pin and the on-chip peripherals.
Peripherals should be connected to the appropriate pins prior to being activated and prior
to any related interrupt(s) being enabled. Activity of any enabled peripheral function that is
not mapped to a related pin should be considered undefined.
Most pins can also be configured as open-drain outputs or to have a pull-up, pull-down, or
no resistor enabled.
The GPDMA is an AMBA AHB compliant peripheral allowing selected peripherals to have
DMA support.
The GPDMA enables peripheral-to-memory, memory-to-peripheral,
peripheral-to-peripheral, and memory-to-memory transactions. The source and
destination areas can each be either a memory region or a peripheral, and can be
accessed through the AHB master. The GPDMA controller allows data transfers between
the USB and Ethernet controllers and the various on-chip SRAM areas. The supported
APB peripherals are SSP0/1, all UARTs, the I
Two match signals for each timer can be used to trigger DMA transfers.
Remark: The Ethernet controller is available on parts LPC1769/68/67/66/64. The USB
controller is available on parts LPC1769/68/66/65/64. The I
parts LPC1769/68/67/66/65. The DAC is available on parts LPC1769/68/67/66/65/63.
•
•
•
•
•
•
Controls system exceptions and peripheral interrupts
In the LPC17xx, the NVIC supports 33 vectored interrupts
32 programmable interrupt priority levels, with hardware priority level masking
Relocatable vector table
Non-Maskable Interrupt (NMI)
Software interrupt generation
All information provided in this document is subject to legal disclaimers.
Rev. 6.01 — 11 March 2011
LPC1769/68/67/66/65/64/63
2
S-bus interface, the ADC, and the DAC.
32-bit ARM Cortex-M3 microcontroller
2
S-bus interface is available on
© NXP B.V. 2011. All rights reserved.
21 of 79